5秒后页面跳转
ADCLK854BCPZ-REEL7 PDF预览

ADCLK854BCPZ-REEL7

更新时间: 2024-01-12 14:05:13
品牌 Logo 应用领域
亚德诺 - ADI 时钟
页数 文件大小 规格书
16页 532K
描述
1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer

ADCLK854BCPZ-REEL7 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN,针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.02
放大器类型:BUFFER最大平均偏置电流 (IIB):350 µA
JESD-30 代码:S-XQCC-N48JESD-609代码:e3
长度:7 mm湿度敏感等级:3
功能数量:1端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:1 mm子类别:Buffer Amplifier
供电电压上限:2 V标称供电电压 (Vsup):1.8 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:7 mm
Base Number Matches:1

ADCLK854BCPZ-REEL7 数据手册

 浏览型号ADCLK854BCPZ-REEL7的Datasheet PDF文件第4页浏览型号ADCLK854BCPZ-REEL7的Datasheet PDF文件第5页浏览型号ADCLK854BCPZ-REEL7的Datasheet PDF文件第6页浏览型号ADCLK854BCPZ-REEL7的Datasheet PDF文件第8页浏览型号ADCLK854BCPZ-REEL7的Datasheet PDF文件第9页浏览型号ADCLK854BCPZ-REEL7的Datasheet PDF文件第10页 
ADCLK854  
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS  
V
1
2
3
4
5
6
7
8
9
36 NC  
REF  
PIN 1  
INDICATOR  
CLK0  
CLK0  
GND  
35 NC  
34 OUT4 (OUT4A)  
33 OUT4 (OUT4B)  
32 OUT5 (OUT5A)  
31 OUT5 (OUT5B)  
CLK1  
CLK1  
ADCLK854  
TOP VIEW  
(Not to Scale)  
V
S
30 V  
S
OUT11 (OUT11B)  
OUT11 (OUT11A)  
29 GND  
28 OUT6 (OUT6A)  
27 OUT6 (OUT6B)  
26 OUT7 (OUT7A)  
25 OUT7 (OUT7B)  
IN_SEL 10  
CTRL_A 11  
CTRL_B 12  
NOTES:  
1. NC = NO CONNECT.  
2. EXPOSED PADDLE MUST BE CONNECTED TO GND.  
Figure 2. Pin Configuration  
Table 7. Pin Function Descriptions  
Pin No.  
Mnemonic  
Description  
1
2
3
VREF  
CLK0  
Reference Voltage.  
Input (Negative) 0.  
Input (Positive) 0.  
Supply Voltage.  
CLK0  
7, 18, 24, 30, VS  
37, 43  
5
CLK1  
Input (Negative) 1.  
6
CLK1  
Input (Positive) 1.  
8
(OUT11B) Complementary Side of Differential LVDS Output 11, or CMOS Output 11 on Channel B.  
OUT11  
9
OUT11 (OUT11A) True Side of Differential LVDS Output 11, or CMOS Output 11 on Channel A.  
10  
11  
12  
13  
14  
15  
16  
IN_SEL  
CTRL_A  
CTRL_B  
CTRL_C  
SLEEP  
Input Select. (0 = CLK0,  
; 1 = CLK1,  
). CMOS logic input with 200 kΩ pull-down resistor.  
CLK1  
CLK0  
Control for Output 3 to Output 0 (0 = LVDS, 1 = CMOS). CMOS logic input with 200 kΩ pull-down resistor.  
Control for Output 7 to Output 4 (0 = LVDS, 1 = CMOS). CMOS logic input with 200 kΩ pull-down resistor.  
Control for Output 11 to Output 8 (0 = LVDS, 1 = CMOS). CMOS logic input with 200 kΩ pull-down resistor.  
Sleep Mode Control (0 = normal operation, 1 = sleep). CMOS logic input with 200 kΩ pull down resistor.  
(OUT10B) Complementary Side of Differential LVDS Output 10, or CMOS Output 10 on Channel B.  
OUT10  
OUT10 (OUT10A) True Side of Differential LVDS Output 10, or CMOS Output 10 on Channel A.  
4, 17, 23, 29, GND  
38, 44  
Ground Pin.  
19  
20  
21  
22  
25  
(OUT9B)  
Complementary Side of Differential LVDS Output 9, or CMOS Output 9 on Channel B.  
True Side of Differential LVDS Output 9, or CMOS Output 9 on Channel A.  
Complementary Side of Differential LVDS Output 8, or CMOS Output 8 on Channel B.  
True Side of Differential LVDS Output 8, or CMOS Output 8 on Channel A.  
Complementary Side of Differential LVDS Output 7, or CMOS Output 7 on Channel B.  
OUT9  
OUT9 (OUT9A)  
(OUT8B)  
OUT8  
OUT8 (OUT8A)  
(OUT7B)  
OUT7  
Rev. 0 | Page 7 of 16  
 

与ADCLK854BCPZ-REEL7相关器件

型号 品牌 描述 获取价格 数据表
ADCLK905 ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格

ADCLK905_15 ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格

ADCLK905_17 ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格

ADCLK905BCPZ-R2 ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格

ADCLK905BCPZ-R7 ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格

ADCLK905BCPZ-WP ADI Ultrafast SiGe ECL Clock/Data Buffers

获取价格