ADC12L066CIVYX

更新时间： 2024-11-08 22:33:35

品牌	Logo	应用领域
美国国家半导体 - NSC		转换器
页数	文件大小	规格书
27页	750K
描述
12-Bit, 66 MSPS, 450 MHz Bandwidth A/D Converter with Internal Sample-and-Hold

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADC12L066CIVYX 数据手册

December 2003

ADC12L066

12-Bit, 66 MSPS, 450 MHz Bandwidth A/D Converter with

Internal Sample-and-Hold

General Description

Features

n Single supply operation

n Low power consumption

n Power down mode

n On-chip reference buffer

The ADC12L066 is a monolithic CMOS analog-to-digital con-

verter capable of converting analog input signals into 12-bit

digital words at 66 Megasamples per second (MSPS), mini-

mum, with typical operation possible up to 80 MSPS. This

converter uses a differential, pipeline architecture with digital

error correction and an on-chip sample-and-hold circuit to

minimize die size and power consumption while providing

excellent dynamic performance. A unique sample-and-hold

stage yields a full-power bandwidth of 450 MHz. Operating

on a single 3.3V power supply, this device consumes just

357 mW at 66 MSPS, including the reference current. The

Power Down feature reduces power consumption to just

50 mW.

Key Specifications

n Resolution

n Conversion Rate

n Full Power Bandwidth

n DNL

n SNR (f_IN= 10 MHz)

n SFDR (f_IN= 10 MHz)

n Data Latency

12 Bits

66 MSPS

450 MHz

0.4 LSB (typ)

66 dB (typ)

80 dB (typ)

The differential inputs provide a full scale input swing equal

to V_REFwith the possibility of a single-ended input. Full use

of the differential input is recommended for optimum perfor-

mance. For ease of use, the buffered, high impedance,

single-ended reference input is converted on-chip to a differ-

ential reference for use by the processing circuitry. Output

data format is 12-bit offset binary.

6 Clock Cycles

+3.3V 300 mV

357 mW (typ)

n Supply Voltage

n Power Consumption, 66 MHz

Applications

n Ultrasound and Imaging

n Instrumentation

n Cellular Base Stations/Communications Receivers

n Sonar/Radar

This device is available in the 32-lead LQFP package and

will operate over the industrial temperature range of −40˚C to

+85˚C. An evaluation board is available to facilitate the

evaluation process.

n xDSL

n Wireless Local Loops

n Data Acquisition Systems

n DSP Front Ends

Connection Diagram

20032801

TRI-STATE^®is a registered trademark of National Semiconductor Corporation.

DS200328

www.national.com

12 3 4 5 6 7...27

中文翻译

下载PDF

与ADC12L066CIVYX相关器件

型号	品牌	获取价格	描述	数据表
ADC12L066CIVYX/NOPB	TI	获取价格	1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32, LQFP-32
ADC12L066EVAL	NSC	获取价格	12-Bit, 66 MSPS, 450 MHz Bandwidth A/D Converter with Internal Sample-and-Hold
ADC12L080	NSC	获取价格	12-Bit, 80 MSPS, 450 MHz Bandwidth A/D Converter with Internal Reference
ADC12L080	TI	获取价格	12 位、80MSPS、450MHz 输入带宽模数转换器 (ADC)
ADC12L080CIVY	NSC	获取价格	12-Bit, 80 MSPS, 450 MHz Bandwidth A/D Converter with Internal Reference
ADC12L080CIVY/NOPB	TI	获取价格	12 位、80MSPS、450MHz 输入带宽模数转换器 (ADC) \| NEY \| 32
ADC12L080EVAL	NSC	获取价格	12-Bit, 80 MSPS, 450 MHz Bandwidth A/D Converter with Internal Reference
ADC12QJ1600	TI	获取价格	ADC12xJ1600 Quad, Dual, or Single Channel 1.6-GSPS, 12-Bit, Analog-to-Digital Converter (A
ADC12QJ1600AAV	TI	获取价格	ADC12xJ1600 Quad, Dual, or Single Channel 1.6-GSPS, 12-Bit, Analog-to-Digital Converter (A
ADC12QJ1600AAVQ1	TI	获取价格	ADC12xJ1600-Q1 Quad/Dual/Single Channel, 1.6-GSPS, 12-bit, Analog-to-Digital Converter (AD

与ADC12L066CIVYX相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC12L066CIVYX

ADC12L066CIVYX 数据手册

与ADC12L066CIVYX相关器件

与ADC12L066CIVYX相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC12L066CIVYX

ADC12L066CIVYX 数据手册

与ADC12L066CIVYX相关器件

与ADC12L066CIVYX相关文章

您还可以找

您在本页遇到什么问题？