5秒后页面跳转
ADC12L066CIVYX PDF预览

ADC12L066CIVYX

更新时间: 2024-09-15 22:33:35
品牌 Logo 应用领域
美国国家半导体 - NSC 转换器
页数 文件大小 规格书
27页 750K
描述
12-Bit, 66 MSPS, 450 MHz Bandwidth A/D Converter with Internal Sample-and-Hold

ADC12L066CIVYX 数据手册

 浏览型号ADC12L066CIVYX的Datasheet PDF文件第2页浏览型号ADC12L066CIVYX的Datasheet PDF文件第3页浏览型号ADC12L066CIVYX的Datasheet PDF文件第4页浏览型号ADC12L066CIVYX的Datasheet PDF文件第5页浏览型号ADC12L066CIVYX的Datasheet PDF文件第6页浏览型号ADC12L066CIVYX的Datasheet PDF文件第7页 
December 2003  
ADC12L066  
12-Bit, 66 MSPS, 450 MHz Bandwidth A/D Converter with  
Internal Sample-and-Hold  
General Description  
Features  
n Single supply operation  
n Low power consumption  
n Power down mode  
n On-chip reference buffer  
The ADC12L066 is a monolithic CMOS analog-to-digital con-  
verter capable of converting analog input signals into 12-bit  
digital words at 66 Megasamples per second (MSPS), mini-  
mum, with typical operation possible up to 80 MSPS. This  
converter uses a differential, pipeline architecture with digital  
error correction and an on-chip sample-and-hold circuit to  
minimize die size and power consumption while providing  
excellent dynamic performance. A unique sample-and-hold  
stage yields a full-power bandwidth of 450 MHz. Operating  
on a single 3.3V power supply, this device consumes just  
357 mW at 66 MSPS, including the reference current. The  
Power Down feature reduces power consumption to just  
50 mW.  
Key Specifications  
n Resolution  
n Conversion Rate  
n Full Power Bandwidth  
n DNL  
n SNR (fIN = 10 MHz)  
n SFDR (fIN = 10 MHz)  
n Data Latency  
12 Bits  
66 MSPS  
450 MHz  
0.4 LSB (typ)  
66 dB (typ)  
80 dB (typ)  
The differential inputs provide a full scale input swing equal  
to VREF with the possibility of a single-ended input. Full use  
of the differential input is recommended for optimum perfor-  
mance. For ease of use, the buffered, high impedance,  
single-ended reference input is converted on-chip to a differ-  
ential reference for use by the processing circuitry. Output  
data format is 12-bit offset binary.  
6 Clock Cycles  
+3.3V 300 mV  
357 mW (typ)  
n Supply Voltage  
n Power Consumption, 66 MHz  
Applications  
n Ultrasound and Imaging  
n Instrumentation  
n Cellular Base Stations/Communications Receivers  
n Sonar/Radar  
This device is available in the 32-lead LQFP package and  
will operate over the industrial temperature range of −40˚C to  
+85˚C. An evaluation board is available to facilitate the  
evaluation process.  
n xDSL  
n Wireless Local Loops  
n Data Acquisition Systems  
n DSP Front Ends  
Connection Diagram  
20032801  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 2003 National Semiconductor Corporation  
DS200328  
www.national.com  

与ADC12L066CIVYX相关器件

型号 品牌 获取价格 描述 数据表
ADC12L066CIVYX/NOPB TI

获取价格

1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32, LQFP-32
ADC12L066EVAL NSC

获取价格

12-Bit, 66 MSPS, 450 MHz Bandwidth A/D Converter with Internal Sample-and-Hold
ADC12L080 NSC

获取价格

12-Bit, 80 MSPS, 450 MHz Bandwidth A/D Converter with Internal Reference
ADC12L080 TI

获取价格

12 位、80MSPS、450MHz 输入带宽模数转换器 (ADC)
ADC12L080CIVY NSC

获取价格

12-Bit, 80 MSPS, 450 MHz Bandwidth A/D Converter with Internal Reference
ADC12L080CIVY/NOPB TI

获取价格

12 位、80MSPS、450MHz 输入带宽模数转换器 (ADC) | NEY | 32
ADC12L080EVAL NSC

获取价格

12-Bit, 80 MSPS, 450 MHz Bandwidth A/D Converter with Internal Reference
ADC12QJ1600 TI

获取价格

ADC12xJ1600 Quad, Dual, or Single Channel 1.6-GSPS, 12-Bit, Analog-to-Digital Converter (A
ADC12QJ1600AAV TI

获取价格

ADC12xJ1600 Quad, Dual, or Single Channel 1.6-GSPS, 12-Bit, Analog-to-Digital Converter (A
ADC12QJ1600AAVQ1 TI

获取价格

ADC12xJ1600-Q1 Quad/Dual/Single Channel, 1.6-GSPS, 12-bit, Analog-to-Digital Converter (AD