5秒后页面跳转
ADC11DV200 PDF预览

ADC11DV200

更新时间: 2024-11-25 11:10:55
品牌 Logo 应用领域
德州仪器 - TI 转换器模数转换器
页数 文件大小 规格书
30页 696K
描述
双通道、11 位、200MSPS 模数转换器 (ADC)

ADC11DV200 数据手册

 浏览型号ADC11DV200的Datasheet PDF文件第2页浏览型号ADC11DV200的Datasheet PDF文件第3页浏览型号ADC11DV200的Datasheet PDF文件第4页浏览型号ADC11DV200的Datasheet PDF文件第5页浏览型号ADC11DV200的Datasheet PDF文件第6页浏览型号ADC11DV200的Datasheet PDF文件第7页 
ADC11DV200  
www.ti.com  
SNAS477A APRIL 2009REVISED APRIL 2013  
ADC11DV200 Dual 11-bit, 200 MSPS Low-Power A/D Converter with Parallel LVDS/CMOS  
Outputs  
Check for Samples: ADC11DV200  
1
FEATURES  
DESCRIPTION  
The ADC11DV200 is a monolithic analog-to-digital  
converter capable of converting two analog input  
signals into 11-bit digital words at rates up to 200  
Mega Samples Per Second (MSPS). The digital  
output mode is selectable and can be either  
differential LVDS or CMOS signals. This converter  
uses a differential, pipelined architecture with digital  
error correction and an on-chip sample-and-hold  
circuit to minimize die size and power consumption  
while providing excellent dynamic performance. A  
unique sample-and-hold stage yields a full-power  
bandwidth of 900MHz. Fabricated in core CMOS  
process, the ADC11DV200 may be operated from a  
single 1.8V power supply. The ADC11DV200  
achieves approximately 10.06 effective bits at Nyquist  
and consumes just 280mW at 170MSPS in CMOS  
mode 450mW at 200MSPS in LVDS mode. The  
power consumption can be scaled down further by  
reducing sampling rates.  
2
Single 1.8V Power Supply Operation.  
Power Scaling with Clock Frequency.  
Internal Sample-and-Hold.  
Internal or External Reference.  
Power Down Mode.  
Offset Binary or 2's Complement Output Data  
Format.  
LVDS or CMOS Output Signals.  
60-Pin WQFN Package, (9x9x0.8mm, 0.5mm  
Pin-Pitch)  
Clock Duty Cycle Stabilizer.  
IF Sampling Bandwidth > 900MHz.  
APPLICATIONS  
Digital Predistortion (DPD)  
Wireless Communications Infrastructure  
Medical Imaging  
Portable Instrumentation  
Digital Video  
KEY SPECIFICATIONS  
Resolution: 11 Bits  
Conversion Rate: 200 MSPS  
ENOB: 10.06 bits (typ) @Fin=70 MHz  
SNR: 62.5 dBFS (typ) @Fin=70 MHz  
SINAD: 62.3 dBFS (typ) @Fin=70 MHz  
SFDR: 82 dBFS (typ) @Fin=70 MHz  
LVDS: Power 450 mW (typ) @Fs=200 MSPS  
CMOS: Power 280 mW (typ) @Fs=170 MSPS  
Operating Temp. Range: 40°C to +85°C.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
All trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2009–2013, Texas Instruments Incorporated  

与ADC11DV200相关器件

型号 品牌 获取价格 描述 数据表
ADC11DV200CISQ NSC

获取价格

Dual 11-bit, 200 MSPS Low-Power A/D Converter with Parallel LVDS/CMOS Outputs
ADC11DV200CISQ/NOPB TI

获取价格

双通道、11 位、200MSPS 模数转换器 (ADC) | NKA | 60 | -40
ADC11DV200CISQE NSC

获取价格

Dual 11-bit, 200 MSPS Low-Power A/D Converter with Parallel LVDS/CMOS Outputs
ADC11DV200CISQE/NOPB TI

获取价格

双通道、11 位、200MSPS 模数转换器 (ADC) | NKA | 60 | -40
ADC11DV200CISQX/NOPB TI

获取价格

双通道、11 位、200MSPS 模数转换器 (ADC) | NKA | 60 | -40
ADC11DV200EB NSC

获取价格

Dual 11-bit, 200 MSPS Low-Power A/D Converter with Parallel LVDS/CMOS Outputs
ADC11L066 NSC

获取价格

11-Bit, 66 MSPS, 450 MHz Bandwidth A/D Converter with Internal Sample-and-Hold
ADC11L066CIVY ROCHESTER

获取价格

1-CH 11-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32, LQFP-32
ADC11L066CIVY/NOPB NSC

获取价格

IC 1-CH 11-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32, LQFP-32, Analog to Digital
ADC11L066CIVYX/NOPB TI

获取价格

1-CH 11-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP32