AD9882A
Table 5. Analog Interface Pin List
Pin
Number
Pin Type
Mnemonic Function
Value
Analog Video Inputs
RAIN
GAIN
BAIN
Analog input for Converter R
0.0 V to 1.0 V
0.0 V to 1.0 V
0.0 V to 1.0 V
3.3 V CMOS
3.3 V CMOS
0.0 V to 1.0 V
3.3 V CMOS
3.3 V CMOS
3.3 V CMOS
1.25 V
70
65
59
79
80
64
88
87
89
73
74
48
Analog input for Converter G
Analog input for Converter B
Horizontal SYNC input
Vertical SYNC input
External Sync/Clock
HSYNC
VSYNC
SOGIN
HSOUT
VSOUT
SOGOUT
Sync-on-green input
Sync Outputs
Hsync output (phase-aligned with DATACK)
Vsync output
Composite SYNC
Voltage Reference Clamp Voltages
REFBYPASS Internal reference bypass
MIDBYPASS Internal midscale voltage bypass
PLL Filter
FILT
Connection for external filter components for
internal PLL
Power Supply
VD
Main power supply
PLL power supply (nominally 3.3 V)
Output power supply
Ground
3.15 V to 3.45 V
3.15 V to 3.45 V
2.2 V to 3.6 V
0 V
PVD
VDD
GND
The input includes a Schmitt trigger for noise immunity, with a
nominal input threshold of 1.5 V.
PIN FUNCTION DETAIL: ANALOG INTERFACE
Inputs
RAIN—Analog Input for Red Channel
GAIN—Analog Input for Green Channel
BAIN—Analog Input for Blue Channel
Electrostatic discharge (ESD) protection diodes conduct heavily
if this pin is driven more than 0.5 V above the maximum
tolerance voltage (3.3 V) or more than 0.5 V below ground.
VSYNC—Vertical Sync Input
This is the input for vertical sync.
SOGIN—Sync-on-Green Input
High impedance inputs that accept the red, green, and blue
channel graphics signals, respectively. For RGB, the three
channels are identical and can be used for any colors, but colors
are assigned for convenient reference.
This input is provided to assist with processing signals with
embedded sync, typically on the green channel. The pin is
connected to a high speed comparator with an internally
generated threshold, which is set by the value of Register 0x0F,
Bits 7 to 3.
For proper 4:2:2 formatting in a YPbPr application, the Y must
be connected to the GAIN input, the Pb must be connected to the
BAIN input, and the Pr must be connected to the RAIN input.
They accommodate input signals ranging from 0.5 V to 1.0 V
full scale. Signals should be ac-coupled to these pins to support
clamp operation.
When connected to an ac-coupled graphics signal with
embedded sync, it produces a noninverting digital output
on SOGOUT.
Hsync—Horizontal Sync Input
When not used, this input should be left unconnected. For
more details on this function and how it should be configured,
refer to the Sync-on-Green (SOG) section.
This input receives a logic signal that establishes the horizontal
timing reference and provides the frequency reference for pixel
clock generation. The logic sense of this pin is controlled by
Serial Register Bit 0x10, Bit 6 (Hsync polarity). Only the leading
edge of Hsync is used by the PLL; the trailing edge is used for
clamp timing. When Hsync polarity = 0, the falling edge of
Hsync is used. When Hsync polarity = 1, the rising edge is
active.
SOGOUT—Sync-on-Green Slicer Output
This pin can be programmed to produce either the output from
the sync-on-green slicer comparator or an unprocessed but
delayed version of the Hsync input. See Figure 20, the sync
processing block diagram, to view how this pin is connected.
Note that the output from this pin is the composite sync
without additional processing from the AD9882A.
Rev. 0 | Page 9 of 40
5秒后页面跳转
SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
AT89C51单片机资料手册详细解析及应用示例
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
