5秒后页面跳转
AD9633BCPZ-80 PDF预览

AD9633BCPZ-80

更新时间: 2022-10-09 09:28:19
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
40页 1090K
描述
Quad, 12-Bit, 80 MSPS/105 MSPS

AD9633BCPZ-80 数据手册

 浏览型号AD9633BCPZ-80的Datasheet PDF文件第2页浏览型号AD9633BCPZ-80的Datasheet PDF文件第3页浏览型号AD9633BCPZ-80的Datasheet PDF文件第4页浏览型号AD9633BCPZ-80的Datasheet PDF文件第5页浏览型号AD9633BCPZ-80的Datasheet PDF文件第6页浏览型号AD9633BCPZ-80的Datasheet PDF文件第7页 
Quad, 12-Bit, 80 MSPS/105 MSPS/  
125 MSPS, Serial LVDS 1.8 V ADC  
Data Sheet  
AD9633  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
AVDD  
PDWN  
DRVDD  
1.8 V supply operation  
12  
D0+A  
D0–A  
Low power: 100 mW per channel at 125 MSPS with scalable  
power options  
SNR = 71 dB (to Nyquist)  
SERIAL  
LVDS  
VIN+A  
VIN–A  
DIGITAL  
PIPELINE  
ADC  
SERIALIZER  
D1+A  
D1–A  
SERIAL  
LVDS  
12  
VIN+B  
DIGITAL  
SERIALIZER  
PIPELINE  
ADC  
D0+B  
D0–B  
SERIAL  
LVDS  
SFDR = 91 dBc (to Nyquist)  
VIN–B  
RBIAS  
VREF  
DNL = 0.3 LSB (typical); INL = 0.5 LSB (typical)  
Serial LVDS (ANSI-644, default) and low power, reduced  
signal option (similar to IEEE 1596.3)  
650 MHz full power analog bandwidth  
2 V p-p input voltage range  
Serial port control  
Full chip and individual channel power-down modes  
Flexible bit orientation  
Built-in and custom digital test pattern generation  
Multichip sync and clock divider  
Programmable output clock and data alignment  
Programmable output resolution  
Standby mode  
SERIAL  
LVDS  
D1+B  
D1–B  
SENSE  
FCO+  
FCO–  
D0+C  
D0–C  
D1+C  
D1–C  
1V  
AD9633  
REF  
SELECT  
SERIAL  
LVDS  
AGND  
12  
12  
VIN+C  
VIN–C  
DIGITAL  
SERIALIZER  
PIPELINE  
ADC  
SERIAL  
LVDS  
D0+D  
D0–D  
SERIAL  
LVDS  
VIN+D  
VIN–D  
DIGITAL  
SERIALIZER  
PIPELINE  
ADC  
D1+D  
D1–D  
DCO+  
DCO–  
SERIAL  
LVDS  
SERIAL PORT  
INTERFACE  
CLOCK  
MANAGEMENT  
VCM  
APPLICATIONS  
Figure 1.  
Medical ultrasound  
High speed imaging  
Quadrature radio receivers  
Diversity radio receivers  
Test equipment  
The ADC contains several features designed to maximize  
flexibility and minimize system cost, such as programmable  
output clock and data alignment and digital test pattern  
generation. The available digital test patterns include built-in  
deterministic and pseudorandom patterns, along with custom user-  
defined test patterns entered via the serial port interface (SPI).  
GENERAL DESCRIPTION  
The AD9633 is a quad, 12-bit, 80 MSPS/105 MSPS/125 MSPS  
analog-to-digital converter (ADC) with an on-chip sample-and-  
hold circuit designed for low cost, low power, small size, and  
ease of use. The product operates at a conversion rate of up to  
125 MSPS and is optimized for outstanding dynamic performance  
and low power in applications where a small package size is  
critical.  
The AD9633 is available in a RoHS-compliant, 48-lead LFCSP.  
It is specified over the industrial temperature range of −40°C to  
+85°C. This product is protected by a U.S. patent.  
PRODUCT HIGHLIGHTS  
1. Small Footprint. Four ADCs are contained in a small, space-  
saving package.  
2. Low power of 100 mW/channel at 125 MSPS with scalable  
power options.  
The ADC requires a single 1.8 V power supply and LVPECL-/  
CMOS-/LVDS-compatible sample rate clock for full performance  
operation. No external reference or driver components are  
required for many applications.  
3. Pin compatible to the AD9253 14-bit quad ADC.  
4. Ease of Use. A data clock output (DCO) operates at  
frequencies of up to 375 MHz and supports double data  
rate (DDR) operation.  
5. User Flexibility. The SPI control offers a wide range of flexible  
features to meet specific system requirements.  
The ADC automatically multiplies the sample rate clock for the  
appropriate LVDS serial data rate. A data clock output (DCO) for  
capturing data on the output and a frame clock output (FCO)  
for signaling a new output byte are provided. Individual-channel  
power-down is supported and typically consumes less than 2 mW  
when all channels are disabled.  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2011 Analog Devices, Inc. All rights reserved.  
 

与AD9633BCPZ-80相关器件

型号 品牌 描述 获取价格 数据表
AD9633BCPZRL7-105 ADI Quad, 12-Bit, 80 MSPS/105 MSPS

获取价格

AD9633BCPZRL7-125 ADI Quad, 12-Bit, 80 MSPS/105 MSPS

获取价格

AD9633BCPZRL7-80 ADI Quad, 12-Bit, 80 MSPS/105 MSPS

获取价格

AD9634 ADI 12-Bit, 170 MSPS/210 MSPS/250 MSPS

获取价格

AD9634-170EBZ ADI 12-Bit, 170 MSPS/210 MSPS/250 MSPS

获取价格

AD9634-210EBZ ADI 12-Bit, 170 MSPS/210 MSPS/250 MSPS

获取价格