5秒后页面跳转
AD9633BCPZ-80 PDF预览

AD9633BCPZ-80

更新时间: 2024-02-04 17:41:07
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
40页 1090K
描述
Quad, 12-Bit, 80 MSPS/105 MSPS

AD9633BCPZ-80 数据手册

 浏览型号AD9633BCPZ-80的Datasheet PDF文件第2页浏览型号AD9633BCPZ-80的Datasheet PDF文件第3页浏览型号AD9633BCPZ-80的Datasheet PDF文件第4页浏览型号AD9633BCPZ-80的Datasheet PDF文件第6页浏览型号AD9633BCPZ-80的Datasheet PDF文件第7页浏览型号AD9633BCPZ-80的Datasheet PDF文件第8页 
Data Sheet  
AD9633  
DIGITAL SPECIFICATIONS  
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.  
Table 3.  
Parameter1  
Temp  
Min  
Typ  
Max  
Unit  
CLOCK INPUTS (CLK+, CLK−)  
Logic Compliance  
CMOS/LVDS/LVPECL  
Differential Input Voltage2  
Input Voltage Range  
Input Common-Mode Voltage  
Input Resistance (Differential)  
Input Capacitance  
Full  
Full  
Full  
25°C  
25°C  
0.2  
AGND − 0.2  
3.6  
AVDD + 0.2  
V p-p  
V
V
kΩ  
pF  
0.9  
10  
4
LOGIC INPUTS (PDWN, SYNC, SCLK)  
Logic 1 Voltage  
Logic 0 Voltage  
Full  
Full  
1.2  
0
AVDD + 0.2  
0.8  
V
V
Input Resistance  
Input Capacitance  
25°C  
25°C  
30  
2
kΩ  
pF  
LOGIC INPUT (CSB)  
Logic 1 Voltage  
Logic 0 Voltage  
Full  
Full  
1.2  
0
AVDD + 0.2  
0.8  
V
V
Input Resistance  
Input Capacitance  
25°C  
25°C  
26  
2
kΩ  
pF  
LOGIC INPUT (SDIO)  
Logic 1 Voltage  
Logic 0 Voltage  
Full  
Full  
1.2  
0
AVDD + 0.2  
0.8  
V
V
Input Resistance  
Input Capacitance  
25°C  
25°C  
26  
5
kΩ  
pF  
LOGIC OUTPUT (SDIO)3  
Logic 1 Voltage (IOH = 800 μA)  
Logic 0 Voltage (IOL = 50 μA)  
DIGITAL OUTPUTS (D0 x, D1 x), ANSI-644  
Logic Compliance  
Full  
Full  
1.79  
V
V
0.05  
LVDS  
Differential Output Voltage (VOD  
)
Full  
Full  
290  
1.15  
345  
1.25  
400  
1.35  
mV  
V
Output Offset Voltage (VOS  
)
Output Coding (Default)  
Twos complement  
DIGITAL OUTPUTS (D0 x, D1 x), LOW POWER,  
REDUCED SIGNAL OPTION  
Logic Compliance  
LVDS  
Differential Output Voltage (VOD  
)
Full  
Full  
160  
1.15  
200  
1.25  
230  
1.35  
mV  
V
Output Offset Voltage (VOS  
)
Output Coding (Default)  
Twos complement  
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.  
2 This is specified for LVDS and LVPECL only.  
3 This is specified for 13 SDIO/OLM pins sharing the same connection.  
Rev. 0 | Page 5 of 40  
 

AD9633BCPZ-80 替代型号

型号 品牌 替代类型 描述 数据表
AD9633BCPZRL7-80 ADI

完全替代

Quad, 12-Bit, 80 MSPS/105 MSPS

与AD9633BCPZ-80相关器件

型号 品牌 获取价格 描述 数据表
AD9633BCPZRL7-105 ADI

获取价格

Quad, 12-Bit, 80 MSPS/105 MSPS
AD9633BCPZRL7-125 ADI

获取价格

Quad, 12-Bit, 80 MSPS/105 MSPS
AD9633BCPZRL7-80 ADI

获取价格

Quad, 12-Bit, 80 MSPS/105 MSPS
AD9634 ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634-170EBZ ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634-210EBZ ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634-250EBZ ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634BCPZ-170 ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634BCPZ-210 ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634BCPZ-250 ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS