5秒后页面跳转
AD9633BCPZ-80 PDF预览

AD9633BCPZ-80

更新时间: 2024-02-20 05:19:17
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
40页 1090K
描述
Quad, 12-Bit, 80 MSPS/105 MSPS

AD9633BCPZ-80 数据手册

 浏览型号AD9633BCPZ-80的Datasheet PDF文件第3页浏览型号AD9633BCPZ-80的Datasheet PDF文件第4页浏览型号AD9633BCPZ-80的Datasheet PDF文件第5页浏览型号AD9633BCPZ-80的Datasheet PDF文件第7页浏览型号AD9633BCPZ-80的Datasheet PDF文件第8页浏览型号AD9633BCPZ-80的Datasheet PDF文件第9页 
AD9633  
Data Sheet  
SWITCHING SPECIFICATIONS  
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −1.0 dBFS, unless otherwise noted.  
Table 4.  
Parameter1, 2  
CLOCK3  
Temp  
Min  
Typ  
Max  
Unit  
Input Clock Rate  
Conversion Rate  
Full  
Full  
Full  
Full  
10  
10  
1000  
80/105/125  
MHz  
MSPS  
ns  
Clock Pulse Width High (tEH)  
Clock Pulse Width Low (tEL)  
OUTPUT PARAMETERS3  
Propagation Delay (tPD)  
Rise Time (tR) (20% to 80%)  
Fall Time (tF) (20% to 80%)  
FCO Propagation Delay (tFCO  
DCO Propagation Delay (tCPD  
DCO to Data Delay (tDATA  
DCO to FCO Delay (tFRAME  
6.25/4.76/4.00  
6.25/4.76/4.00  
ns  
Full  
Full  
Full  
Full  
Full  
Full  
Full  
2.3  
300  
300  
2.3  
ns  
ps  
ps  
ns  
ns  
ps  
ps  
)
)
1.5  
3.1  
4
tFCO + (tSAMPLE/12)  
(tSAMPLE/12)  
(tSAMPLE/12)  
4
)
(tSAMPLE/12) − 300  
(tSAMPLE/12) − 300  
(tSAMPLE/12) + 300  
(tSAMPLE/12) + 300  
4
)
Lane Delay (tLD)  
90  
ps  
Data to Data Skew (tDATA-MAX − tDATA-MIN  
Wake-Up Time (Standby)  
Wake-Up Time (Power-Down)5  
Pipeline Latency  
)
Full  
50  
200  
ps  
ns  
μs  
25°C  
25°C  
Full  
250  
375  
16  
Clock cycles  
APERTURE  
Aperture Delay (tA)  
Aperture Uncertainty (Jitter, tJ)  
Out-of-Range Recovery Time  
25°C  
25°C  
25°C  
1
135  
1
ns  
fs rms  
Clock cycles  
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for definitions and for details on how these tests were completed.  
2 Measured on standard FR-4 material.  
3 Can be adjusted via the SPI. The conversion rate is the clock rate after the divider.  
4 tSAMPLE/12 is based on the number of bits in two LVDS data lanes. tSAMPLE = 1/fS.  
5 Wake-up time is defined as the time required to return to normal operation from power-down mode.  
Rev. 0 | Page 6 of 40  
 
 
 

AD9633BCPZ-80 替代型号

型号 品牌 替代类型 描述 数据表
AD9633BCPZRL7-80 ADI

完全替代

Quad, 12-Bit, 80 MSPS/105 MSPS

与AD9633BCPZ-80相关器件

型号 品牌 获取价格 描述 数据表
AD9633BCPZRL7-105 ADI

获取价格

Quad, 12-Bit, 80 MSPS/105 MSPS
AD9633BCPZRL7-125 ADI

获取价格

Quad, 12-Bit, 80 MSPS/105 MSPS
AD9633BCPZRL7-80 ADI

获取价格

Quad, 12-Bit, 80 MSPS/105 MSPS
AD9634 ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634-170EBZ ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634-210EBZ ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634-250EBZ ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634BCPZ-170 ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634BCPZ-210 ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS
AD9634BCPZ-250 ADI

获取价格

12-Bit, 170 MSPS/210 MSPS/250 MSPS