Datasheet > AD9635BCPZ-80

AD9635BCPZ-80

更新时间： 2022-02-26 10:31:06

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
37页	995K
描述
1.8 V Analog-to-Digital Converter

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

AD9635BCPZ-80 数据手册

Dual, 12-Bit, 80 MSPS/125 MSPS, Serial LVDS

1.8 V Analog-to-Digital Converter

Data Sheet

AD9635

FEATURES

FUNCTIONAL BLOCK DIAGRAM

AVDD

AGND

DRVDD

1.8 V supply operation

Low power: 115 mW per channel at 125 MSPS with scalable

power options

SNR = 71 dBFS (to Nyquist)

D0A+

D0A–

D1A+

D1A–

D0B+

D0B–

D1B+

D1B–

DCO+

DCO–

FCO+

FCO–

AD9635

VINA+

VINA–

12-BIT PIPELINE

ADC

SFDR = 93 dBc at 70 MHz

VCM

DNL = −0.1 LSB to +0.2 LSB (typical); INL = 0.4 LSB (typical)

Serial LVDS (ANSI-644, default) and low power, reduced

range option (similar to IEEE 1596.3)

650 MHz full power analog bandwidth

2 V p-p input voltage range

Serial port control

Full chip and individual channel power-down modes

Flexible bit orientation

VINB+

VINB–

12-BIT PIPELINE

ADC

REFERENCE

SERIAL PORT

INTERFACE

1 TO 8

CLOCK DIVIDER

Built-in and custom digital test pattern generation

Clock divider

Programmable output clock and data alignment

Programmable output resolution

Standby mode

SCLK/ SDIO/ CSB

DFS PDWN

CLK+ CLK–

Figure 1.

APPLICATIONS

The ADC automatically multiplies the sample rate clock for the

appropriate LVDS serial data rate. A data clock output (DCO) for

capturing data on the output and a frame clock output (FCO) for

signaling a new output byte are provided. Individual channel

power-down is supported; the AD9635 typically consumes less

than 2 mW in the full power-down state. The ADC provides

several features designed to maximize flexibility and minimize

system cost, such as programmable output clock and data align-

ment and digital test pattern generation. The available digital

test patterns include built-in deterministic and pseudorandom

patterns, along with custom user-defined test patterns entered via

the serial port interface (SPI).

Communications

Diversity radio systems

Multimode digital receivers

GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA

I/Q demodulation systems

Smart antenna systems

Broadband data applications

Battery-powered instruments

Handheld scope meters

Portable medical imaging and ultrasound

Radar/LIDAR

The AD9635 is available in a RoHS-compliant, 32-lead LFCSP.

It is specified over the industrial temperature range of −40°C

to +85°C.

GENERAL DESCRIPTION

The AD9635 is a dual, 12-bit, 80 MSPS/125 MSPS analog-to-

digital converter (ADC) with an on-chip sample-and-hold circuit

designed for low cost, low power, small size, and ease of use.

The product operates at a conversion rate of up to 125 MSPS

and is optimized for outstanding dynamic performance and low

power in applications where a small package size is critical.

PRODUCT HIGHLIGHTS

1. Small Footprint. Two ADCs are contained in a small, space-

saving package.

2. Low Power. The AD9635 uses 115 mW/channel at 125 MSPS

with scalable power options.

3. Pin Compatibility with the AD9645, a 14-Bit Dual ADC.

4. Ease of Use. A data clock output (DCO) operates at

frequencies of up to 500 MHz and supports double data

rate (DDR) operation.

The ADC requires a single 1.8 V power supply and LVPECL-/

CMOS-/LVDS-compatible sample rate clock for full performance

operation. No external reference or driver components are

required for many applications.

5. User Flexibility. SPI control offers a wide range of flexible

features to meet specific system requirements.

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Technical Support

www.analog.com

12 3 4 5 6 7...37

中文翻译

下载PDF

AD9635BCPZ-80 替代型号

型号	品牌	替代类型	描述	数据表
AD9635BCPZRL7-80	ADI	类似代替	1.8 V Analog-to-Digital Converter
AD9635BCPZRL7-125	ADI	类似代替	1.8 V Analog-to-Digital Converter
AD9635BCPZ-125	ADI	类似代替	1.8 V Analog-to-Digital Converter

与AD9635BCPZ-80相关器件

型号	品牌	获取价格	描述	数据表
AD9635BCPZRL7-125	ADI	获取价格	1.8 V Analog-to-Digital Converter
AD9635BCPZRL7-80	ADI	获取价格	1.8 V Analog-to-Digital Converter
AD9637	ADI	获取价格	Octal, 12-Bit, 40/80 MSPS, Serial LVDS
AD9637-80EBZ	ADI	获取价格	Octal, 12-Bit, 40/80 MSPS, Serial LVDS
AD9637BCPZ-40	ADI	获取价格	Octal, 12-Bit, 40/80 MSPS, Serial LVDS
AD9637BCPZ-80	ADI	获取价格	Octal, 12-Bit, 40/80 MSPS, Serial LVDS
AD9637BCPZRL7-40	ADI	获取价格	Octal, 12-Bit, 40/80 MSPS, Serial LVDS
AD9637BCPZRL7-80	ADI	获取价格	Octal, 12-Bit, 40/80 MSPS, Serial LVDS
AD9639-210KITZ	ADI	获取价格	Quad, 12-Bit, 170 MSPS/210 MSPS Serial Output 1.8 V ADC
AD9639BCPZ-170	ADI	获取价格	Quad, 12-Bit, 170 MSPS/210 MSPS Serial Output 1.8 V ADC

与AD9635BCPZ-80相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9635BCPZ-80

AD9635BCPZ-80 数据手册

AD9635BCPZ-80 替代型号

与AD9635BCPZ-80相关器件

与AD9635BCPZ-80相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9635BCPZ-80

AD9635BCPZ-80 数据手册

AD9635BCPZ-80 替代型号

与AD9635BCPZ-80相关器件

与AD9635BCPZ-80相关文章

您还可以找

您在本页遇到什么问题？