AD9637BCPZ-80

更新时间： 2024-01-07 22:43:25

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
40页	1081K
描述
Octal, 12-Bit, 40/80 MSPS, Serial LVDS

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

AD9637BCPZ-80 数据手册

Octal, 12-Bit, 40/80 MSPS, Serial LVDS,

1.8 V Analog-to-Digital Converter

Data Sheet

AD9637

FEATURES

FUNCTIONAL BLOCK DIAGRAM

AVDD

PDWN

ADC

DRVDD

Low power: 60 mW per channel at 80 MSPS with scalable

power options

SNR = 71.5 dBFS (to Nyquist)

SFDR = 92 dBc (to Nyquist)

DNL = 0.4 LSB (typical), INL = 0.5 LSB (typical)

Serial LVDS (ANSI-644, default)

Low power, reduced signal option (similar to IEEE 1596.3)

Data and frame clock outputs

650 MHz full power analog bandwidth

2 V p-p differential input voltage range

1.8 V supply operation

Serial port control

Full chip and individual channel power-down modes

Flexible bit orientation

AD9637

D+ A

D– A

VIN+ A

VIN– A

SERIAL

LVDS

D+ B

D– B

VIN+ B

VIN– B

SERIAL

LVDS

D+ C

D– C

VIN+ C

VIN– C

SERIAL

LVDS

D+ D

D– D

VIN+ D

VIN– D

SERIAL

LVDS

D+ E

D– E

VIN+ E

VIN– E

SERIAL

LVDS

D+ F

D– F

VIN+ F

VIN– F

SERIAL

LVDS

Built-in and custom digital test pattern generation

Programmable clock and data alignment

Programmable output resolution

Standby mode

D+ G

D– G

VIN+ G

VIN– G

SERIAL

LVDS

D+ H

D– H

VIN+ H

VIN– H

SERIAL

LVDS

APPLICATIONS

VREF

FCO+

FCO–

SENSE

1.0V

Medical imaging and nondestructive ultrasound

Portable ultrasound and digital beam-forming systems

Quadrature radio receivers

DATA

RATE

MULTIPLIER

VCM

REF

SELECT

SERIAL PORT

INTERFACE

DCO+

DCO–

SYNC

Diversity radio receivers

RBIAS

AGND

CSB SDIO/ SCLK/

CLK+ CLK–

Optical networking

DFS

DTP

Test equipment

Figure 1.

GENERAL DESCRIPTION

clock and data alignment and programmable digital test pattern

generation. The available digital test patterns include built-in

deterministic and pseudorandom patterns, along with custom user-

defined test patterns entered via the serial port interface (SPI).

The AD9637 is an octal, 12-bit, 40/80 MSPS analog-to-digital

converter (ADC) with an on-chip sample-and-hold circuit

designed for low cost, low power, small size, and ease of use.

The product operates at a conversion rate of up to 80 MSPS and

is optimized for outstanding dynamic performance and low

power in applications where a small package size is critical.

The AD9637 is available in a RoHS-compliant, 64-lead LFCSP. It is

specified over the industrial temperature range of −40°C to +85°C.

This product is protected by a U.S. patent.

The ADC requires a single 1.8 V power supply and LVPECL-/

CMOS-/LVDS-compatible sample rate clock for full performance

operation. No external reference or driver components are

required for many applications.

PRODUCT HIGHLIGHTS

1. Small Footprint. Eight ADCs are contained in a small,

space-saving package.

The ADC automatically multiplies the sample rate clock for the

appropriate LVDS serial data rate. A data clock output (DCO) for

capturing data on the output and a frame clock output (FCO) for

signaling a new output byte are provided. Individual channel

power-down is supported and typically consumes less than 2 mW

when all channels are disabled.

2. Low Power of 60 mW/Channel at 80 MSPS with Scalable

Power Options.

3. Ease of Use. A data clock output (DCO) is provided that

operates at frequencies of up to 480 MHz and supports

double data rate (DDR) operation.

4. User Flexibility. The SPI control offers a wide range of

flexible features to meet specific system requirements.

5. Pin Compatible with the AD9257 (14-Bit Octal ADC).

The ADC contains several features designed to maximize

flexibility and minimize system cost, such as programmable

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registeredtrademarks arethe property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

12 3 4 5 6 7...40

中文翻译

下载PDF

AD9637BCPZ-80 替代型号

型号	品牌	替代类型	描述	数据表
AD9637BCPZRL7-80	ADI	完全替代	Octal, 12-Bit, 40/80 MSPS, Serial LVDS

与AD9637BCPZ-80相关器件

型号	品牌	获取价格	描述	数据表
AD9637BCPZRL7-40	ADI	获取价格	Octal, 12-Bit, 40/80 MSPS, Serial LVDS
AD9637BCPZRL7-80	ADI	获取价格	Octal, 12-Bit, 40/80 MSPS, Serial LVDS
AD9639-210KITZ	ADI	获取价格	Quad, 12-Bit, 170 MSPS/210 MSPS Serial Output 1.8 V ADC
AD9639BCPZ-170	ADI	获取价格	Quad, 12-Bit, 170 MSPS/210 MSPS Serial Output 1.8 V ADC
AD9639BCPZ-210	ADI	获取价格	Quad, 12-Bit, 170 MSPS/210 MSPS Serial Output 1.8 V ADC
AD9639BCPZRL-170	ADI	获取价格	Quad, 12-Bit, 170 MSPS/210 MSPS Serial Output 1.8 V ADC
AD9639BCPZRL-210	ADI	获取价格	Quad, 12-Bit, 170 MSPS/210 MSPS Serial Output 1.8 V ADC
AD9640	ADI	获取价格	14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
AD9640/PCB	ADI	获取价格	14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
AD9640-105EBZ	ADI	获取价格	14-Bit, 80/105/125/150 MSPS, 1.8 V Dual Analog-to-Digital Converter

与AD9637BCPZ-80相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9637BCPZ-80

AD9637BCPZ-80 数据手册

AD9637BCPZ-80 替代型号

与AD9637BCPZ-80相关器件

与AD9637BCPZ-80相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9637BCPZ-80

AD9637BCPZ-80 数据手册

AD9637BCPZ-80 替代型号

与AD9637BCPZ-80相关器件

与AD9637BCPZ-80相关文章

您还可以找

您在本页遇到什么问题？