5秒后页面跳转
AD9287 PDF预览

AD9287

更新时间: 2024-10-28 04:31:11
品牌 Logo 应用领域
亚德诺 - ADI 转换器
页数 文件大小 规格书
52页 1949K
描述
Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter

AD9287 数据手册

 浏览型号AD9287的Datasheet PDF文件第2页浏览型号AD9287的Datasheet PDF文件第3页浏览型号AD9287的Datasheet PDF文件第4页浏览型号AD9287的Datasheet PDF文件第5页浏览型号AD9287的Datasheet PDF文件第6页浏览型号AD9287的Datasheet PDF文件第7页 
Quad, 8-Bit, 100 MSPS  
Serial LVDS 1.8 V A/D Converter  
AD9287  
FUNCTIONAL BLOCK DIAGRAM  
FEATURES  
Four ADCs integrated into 1 package  
133 mW ADC power per channel at 100 MSPS  
SNR = 49 dB (to Nyquist)  
ENOB = 7.85 bits  
SFDR = 65 dBc (to Nyquist)  
AVDD  
PDWN  
AD9287  
T/H  
DRVDD  
DRGND  
8
VIN + A  
VIN – A  
SERIAL  
LVDS  
D + A  
D – A  
PIPELINE  
ADC  
8
8
Excellent linearity  
DNL = 0.2 LSB (typical)  
INL = 0.2 LSB (typical)  
Serial LVDS (ANSI-644, default)  
Low power reduced signal option, IEEE 1596.3 similar  
Data and frame clock outputs  
295 MHz full power analog bandwidth  
2 V p-p input voltage range  
1.8 V supply operation  
Serial port control  
Full-chip and individual-channel power-down modes  
Flexible bit orientation  
VIN + B  
VIN – B  
PIPELINE  
ADC  
SERIAL  
LVDS  
D + B  
D – B  
T/H  
T/H  
T/H  
VIN + C  
VIN – C  
SERIAL  
LVDS  
D + C  
D – C  
PIPELINE  
ADC  
8
VIN + D  
VIN – D  
SERIAL  
LVDS  
D + D  
D – D  
PIPELINE  
ADC  
VREF  
FCO+  
FCO–  
SENSE  
+
0.5V  
DATA RATE  
MULTIPLIER  
REFT  
REFB  
REF  
SELECT  
SERIAL PORT  
INTERFACE  
DCO+  
DCO–  
Built-in and custom digital test pattern generation  
Programmable clock and data alignment  
Programmable output resolution  
Standby mode  
SCLK/DTP  
RBIASAGND CSB SDIO/ODM  
CLK+ CLK–  
Figure 1.  
capturing data on the output and a frame clock (FCO) for  
signaling a new output byte are provided. Individual channel  
power-down is supported and typically consumes less than  
2 mW when all channels are disabled.  
APPLICATIONS  
Medical imaging and nondestructive ultrasound  
Portable ultrasound and digital beam forming systems  
Quadrature radio receivers  
Diversity radio receivers  
The ADC contains several features designed to maximize  
flexibility and minimize system cost, such as programmable  
clock and data alignment and programmable digital test pattern  
generation. The available digital test patterns include built-in  
deterministic and pseudorandom patterns, along with custom user-  
defined test patterns entered via the serial port interface (SPI®).  
Tape drives  
Optical networking  
Test equipment  
GENERAL DESCRIPTION  
The AD9287 is a quad, 8-bit, 100 MSPS analog-to-digital  
converter (ADC) with an on-chip sample-and-hold circuit that  
is designed for low cost, low power, small size, and ease of use.  
The product operates at a conversion rate of up to 100 MSPS  
and is optimized for outstanding dynamic performance and low  
power in applications where a small package size is critical.  
The AD9287 is available in a Pb-free, 48-lead LFCSP package. It is  
specified over the industrial temperature range of −40°C to +85°C.  
PRODUCT HIGHLIGHTS  
1. Small Footprint. Four ADCs are contained in a small, space-  
saving package; low power of 133 mW/channel at 100 MSPS.  
The ADC requires a single 1.8 V power supply and LVPECL-/  
CMOS-/LVDS-compatible sample rate clock for full performance  
operation. No external reference or driver components are  
required for many applications.  
2. Ease of Use. A data clock output (DCO) is provided that  
operates up to 400 MHz and supports double data rate  
operation (DDR).  
3. User Flexibility. Serial port interface (SPI) control offers a wide  
range of flexible features to meet specific system requirements.  
The ADC automatically multiplies the sample rate clock for the  
appropriate LVDS serial data rate. A data clock (DCO) for  
4. Pin-Compatible Family. This includes the AD9219 (10-bit),  
AD9228 (12-bit), and AD9259 (14-bit).  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable. However, no  
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other  
rights of third parties that may result from its use. Specifications subject to change without notice. No  
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.  
Trademarks and registeredtrademarks arethe property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2006 Analog Devices, Inc. All rights reserved.  
 

与AD9287相关器件

型号 品牌 获取价格 描述 数据表
AD9287_17 ADI

获取价格

Serial LVDS 1.8 V ADC
AD9287-100EB ADI

获取价格

Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter
AD9287-100EB1 ADI

获取价格

High Speed ADC USB FIFO Evaluation Kit
AD9287-100EBZ ADI

获取价格

Serial LVDS 1.8 V ADC
AD9287ABCPZ-100 ADI

获取价格

Serial LVDS 1.8 V ADC
AD9287ABCPZRL7-100 ADI

获取价格

Serial LVDS 1.8 V ADC
AD9287BCPZ-100 ADI

获取价格

Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter
AD9287BCPZRL-100 ADI

获取价格

Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter
AD9288 ADI

获取价格

8-Bit, 40/80/100 MSPS Dual A/D Converter
AD9288/PCB ADI

获取价格

8-Bit, 40/80/100 MSPS Dual A/D Converter