Datasheet > AD9249-65EBZ

AD9249-65EBZ

更新时间： 2024-10-29 12:36:31

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
36页	1132K
描述
16 Channel, 14-Bit, 65 MSPS, Serial LVDS, 1.8 V ADC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD9249-65EBZ 数据手册

16 Channel, 14-Bit,

65 MSPS, Serial LVDS, 1.8 V ADC

Data Sheet

AD9249

FEATURES

SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM

AVDD

PDWN DRVDD

Low power

AD9249

D+A1

D–A1

16 ADC channels integrated into 1 package

58 mW per channel at 65 MSPS with scalable power options

35 mW per channel at 20 MSPS

SNR: 75 dBFS (to Nyquist); SFDR: 90 dBc (to Nyquist)

DNL: 0.6 LSB (typical); INL: 0.9 LSB (typical)

Crosstalk, worst adjacent channel, 10 MHz, −1 dBFS: −90 dB

typical

Serial LVDS (ANSI-644, default)

Low power, reduced signal option (similar to IEEE 1596.3)

Data and frame clock outputs

VIN+A1

VIN–A1

SERIAL

LVDS

ADC

REF

D+A2

D–A2

VIN+A2

VIN–A2

SERIAL

LVDS

ADC

D+H1

D–H1

VIN+H1

VIN–H1

SERIAL

LVDS

D+H2

D–H2

VIN+H2

VIN–H2

SERIAL

LVDS

ADC

VREF

FCO+1, FCO+2

FCO–1, FCO–2

SENSE

1.0V

DATA

RATE

MULTIPLIER

VCM1, VCM2

SYNC

650 MHz full power analog bandwidth

2 V p-p input voltage range

DCO+1, DCO+2

DCO–1, DCO–2

SERIAL PORT

INTERFACE

SELECT

1.8 V supply operation

RBIAS1,

RBIAS2

GND CSB1, SDIO/ SCLK/

CSB2 DFS DTP

CLK+ CLK–

Serial port control

Flexible bit orientation

Figure 1.

Built in and custom digital test pattern generation

Programmable clock and data alignment

Power-down and standby modes

APPLICATIONS

Medical imaging

Communications receivers

Multichannel data acquisition

The ADC contains several features designed to maximize

flexibility and minimize system cost, such as programmable

clock and data alignment and programmable digital test pattern

generation.

GENERAL DESCRIPTION

The available digital test patterns include built-in deterministic

and pseudorandom patterns, along with custom user-defined test

patterns entered via the serial port interface (SPI).

The AD9249 is a 16-channel, 14-bit, 65 MSPS analog-to-digital

converter (ADC) with an on-chip sample-and-hold circuit that

is designed for low cost, low power, small size, and ease of use.

The device operates at a conversion rate of up to 65 MSPS and

is optimized for outstanding dynamic performance and low power

in applications where a small package size is critical.

The AD9249 is available in an RoHS-compliant, 144-ball CSP-

BGA. It is specified over the industrial temperature range of −40°C

to +85°C. This product is protected by a U.S. patent.

The ADC requires a single 1.8 V power supply and an LVPECL-/

CMOS-/LVDS-compatible sample rate clock for full performance

operation. No external reference or driver components are

required for many applications.

PRODUCT HIGHLIGHTS

1. Small Footprint. Sixteen ADCs are contained in a small,

10 mm × 10 mm package.

2. Low Power. 35 mW/channel at 20 MSPS with scalable power

options.

3. Ease of Use. Data clock outputs (DCO 1, DCO 2) operate

at frequencies of up to 455 MHz and support double data

rate (DDR) operation.

The AD9249 automatically multiplies the sample rate clock for the

appropriate LVDS serial data rate. Data clock outputs (DCO 1,

DCO 2) for capturing data on the output and frame clock outputs

(FCO 1, FCO 2) for signaling a new output byte are provided.

Individual channel power-down is supported, and the device

typically consumes less than 2 mW when all channels are disabled.

4. User Flexibility. SPI control offers a wide range of flexible

features to meet specific system requirements.

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rightsof third parties that may result fromits use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks andregisteredtrademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Technical Support

www.analog.com

12 3 4 5 6 7...36

中文翻译

下载PDF

与AD9249-65EBZ相关器件

型号	品牌	获取价格	描述	数据表
AD9249BBCZ-65	ADI	获取价格	16 Channel, 14-Bit, 65 MSPS, Serial LVDS, 1.8 V ADC
AD9249BBCZRL7-65	ADI	获取价格	16 Channel, 14-Bit, 65 MSPS, Serial LVDS, 1.8 V ADC
AD9250	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B,Dual Analog-to-Digital Converter
AD9250-170EBZ	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B,Dual Analog-to-Digital Converter
AD9250-250EBZ	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B,Dual Analog-to-Digital Converter
AD9250BCPZ-170	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B,Dual Analog-to-Digital Converter
AD9250BCPZ-250	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B,Dual Analog-to-Digital Converter
AD9250BCPZRL7-170	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B,Dual Analog-to-Digital Converter
AD9250BCPZRL7-250	ADI	获取价格	14-Bit, 170 MSPS/250 MSPS, JESD204B,Dual Analog-to-Digital Converter
AD9251	ADI	获取价格	14-Bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS, 1.8 V Dual Analog-to-Digital Converter

与AD9249-65EBZ相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

14
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

16
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

40
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

47

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9249-65EBZ

AD9249-65EBZ 数据手册

与AD9249-65EBZ相关器件

与AD9249-65EBZ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD9249-65EBZ

AD9249-65EBZ 数据手册

与AD9249-65EBZ相关器件

与AD9249-65EBZ相关文章

您还可以找

您在本页遇到什么问题？