11-Bit, 200 MSPS,
1.8 V Analog-to-Digital Converter
AD9230-11
FEATURES
FUNCTIONAL BLOCK DIAGRAM
RBIAS
PWDN
AGND
AVDD
SNR = 62.5 dBFS @ fIN up to 70 MHz @ 200 MSPS
ENOB of 10.2 @ fIN up to 70 MHz @ 200 MSPS (−1.0 dBFS)
SFDR = −77 dBc @ fIN up to 70 MHz @ 200 MSPS (−1.0 dBFS)
Excellent linearity
REFERENCE
AD9230-11
CML
DRVDD
DRGND
VIN+
VIN–
DNL = 0.15 LSB typical
TRACK-AND-HOLD
INL = 0.5 LSB typical
12
11
ADC
12-BIT
CORE
OUTPUT
STAGING
LVDS
D10 TO D0
LVDS at 200 MSPS (ANSI-644 levels)
700 MHz full power analog bandwidth
On-chip reference, no external decoupling required
Integrated input buffer and track-and-hold amplifier
Low power dissipation
CLK+
CLK–
CLOCK
MANAGEMENT
OR+
OR–
SERIAL PORT
DCO+
DCO–
373 mW @ 200 MSPS (LVDS SDR mode)
328 mW @ 200 MSPS (LVDS DDR mode)
Programmable input voltage range
1.0 V to 1.5 V, 1.25 V nominal
RESET SCLK SDIO CSB
Figure 1.
1.8 V analog and digital supply operation
Selectable output data format (offset binary, twos
complement, gray code)
Clock duty cycle stabilizer
Integrated data capture clock
APPLICATIONS
Wireless and wired broadband communications
Cable reverse path
Communications test equipment
Radar and satellite subsystems
Power amplifier linearization
GENERAL DESCRIPTION
PRODUCT HIGHLIGHTS
The AD9230-11 is an 11-bit monolithic sampling analog-to-
digital converter (ADC) optimized for high performance,
low power, and ease of use. The product operates at up to a
200 MSPS conversion rate and is optimized for outstanding
dynamic performance in wideband carrier and broadband
systems. All necessary functions, including a track-and-hold
(T/H) amplifier and voltage reference, are included on the
chip to provide a complete signal conversion solution.
1. High Performance. Maintains 62.5 dBFS SNR
@ 200 MSPS with a 70 MHz input.
2. Low Power. Consumes only 373 mW @ 200 MSPS.
3. Ease of Use. LVDS output data and output clock signal
allow interface to current FPGA technology. The on-chip
reference and sample-and-hold provide flexibility in
system design. Use of a single 1.8 V supply simplifies
system power supply design.
4. Serial Port Control. Standard serial port interface (SPI)
supports various product functions, such as data formatting,
disabling the clock duty cycle stabilizer, power-down, gain
adjust, and output test pattern generation.
5. Pin-Compatible Family. 10-bit and 12-bit pin-compatible
family offered as AD9211 and AD9230.
The ADC requires a 1.8 V analog voltage supply and a
differential clock for full performance operation. The digital
outputs are LVDS (ANSI-644) compatible and support twos
complement, offset binary format, or Gray code. A data clock
output is available for proper output data timing.
Fabricated on an advanced CMOS process, the AD9230-11 is
available in a 56-lead lead frame chip scale package, specified
over the industrial temperature range (−40°C to +85°C).
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
©2008 Analog Devices, Inc. All rights reserved.