5秒后页面跳转
捷配首页

Datasheet > ACTS20K
ACTS20K PDF预览

ACTS20K

更新时间： 2024-11-23 04:03:39
品牌 Logo 应用领域
英特矽尔 - INTERSIL 栅
页数 文件大小 规格书
1页 14K
描述
Radiation Hardened Dual 4-Input NAND Gate

阅读下载

中文翻译

获取价格

ACTS20K 数据手册

  
ACTS20MS  
Radiation Hardened  
Dual 4-Input NAND Gate  
April 1995  
Features  
Pinouts  
14 LEAD CERAMIC DUAL-IN-LINE  
MIL-STD-1835 DESIGNATOR, CDIP2-T14, LEAD FINISH C  
TOP VIEW  
• 1.25 Micron Radiation Hardened SOS CMOS  
• Total Dose 300K RAD (Si)  
• Single Event Upset (SEU) Immunity  
<1 x 10-10 Errors/Bit-Day (Typ)  
A1  
B1  
1
2
3
4
5
6
7
14 VCC  
13 D2  
12 C2  
11 NC  
10 B2  
• SEU LET Threshold >80 MEV-cm2/mg  
NC  
C1  
• Dose Rate Upset >1011 RAD (Si)/s, 20ns Pulse  
• Latch-Up Free Under Any Conditions  
D1  
• Military Temperature Range: -55oC to +125oC  
• Significant Power Reduction Compared to ALSTTL Logic  
• DC Operating Voltage Range: 4.5V to 5.5V  
Y1  
9
8
A2  
Y2  
GND  
• Input Logic Levels  
- VIL = 0.8V Max  
14 LEAD CERAMIC FLATPACK  
MIL-STD-1835 DESIGNATOR, CDFP3-F14, LEAD FINISH C  
TOP VIEW  
- VIH = VCC/2V Min  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
• Input Current ≤1µA at VOL, VOH  
VCC  
D2  
A1  
B1  
Description  
C2  
NC  
C1  
The Intersil ACTS20MS is a radiation hardened dual 4-input  
NAND gate. A low on any input forces the output to a high logic  
state.  
NC  
B2  
D1  
Y1  
A2  
The ACTS20MS utilizes advanced CMOS/SOS technology to  
achieve high-speed operation. This device is a member of the  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
Y2  
GND  
8
Ordering Information  
PART NUMBER  
ACTS20DMSR  
TEMPERATURE RANGE  
SCREENING LEVEL  
Intersil Class S Equivalent  
Intersil Class S Equivalent  
Sample  
PACKAGE  
o
o
-55 C to +125 C  
14 Lead SBDIP  
o
o
ACTS20KMSR  
-55 C to +125 C  
14 Lead Ceramic Flatpack  
14 Lead SBDIP  
o
ACTS20D/Sample  
ACTS20K/Sample  
ACTS20HMSR  
+25 C  
o
+25 C  
Sample  
14 Lead Ceramic Flatpack  
Die  
o
+25 C  
Die  
Truth Table  
Functional Diagram  
(1, 9)  
An  
INPUTS  
OUTPUT  
An  
L
Bn  
Cn  
X
Dn  
Yn  
H
H
H
H
L
Bn  
(2, 10)  
X
L
X
X
X
L
(6, 8)  
Yn  
X
X
(4, 12)  
Cn  
X
X
X
H
L
X
X
Dn  
(5, 13)  
H
H
H
NOTE: L = Logic Level Low, H = Logic level High, X = Don’t Care  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
Spec Number 518824  
File Number 3611  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999  
1
1

中文翻译

下载PDF

与ACTS20K相关器件

型号 品牌 获取价格 描述 数据表
ACTS20K/SAMPLE RENESAS

获取价格

 		ACT SERIES, DUAL 4-INPUT NAND GATE, CDFP14, CERAMIC, DFP-14
ACTS20K/SAMPLE-02 RENESAS

获取价格

 		ACT SERIES, DUAL 4-INPUT NAND GATE, CDFP14, METAL SEALED, CERAMIC, DFP-14
ACTS20KMSR INTERSIL

获取价格

 		Radiation Hardened Dual 4-Input NAND Gate
ACTS20KMSR-02 RENESAS

获取价格

 		ACT SERIES, DUAL 4-INPUT NAND GATE, CDFP14, METAL SEALED, CERAMIC, DFP-14
ACTS20MS INTERSIL

获取价格

 		Radiation Hardened Dual 4-Input NAND Gate
ACTS240D INTERSIL

获取价格

 		High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State
ACTS240D/SAMPLE-02 RENESAS

获取价格

 		ACT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDIP20, SIDE BRAZED, CERAMIC, DIP-20
ACTS240DMSH RENESAS

获取价格

 		ACTS240DMSH
ACTS240DMSR ETC

获取价格

 		Logic IC
ACTS240DMSR-02 RENESAS

获取价格

 		Bus Driver, ACT Series, 2-Func, 4-Bit, Inverted Output, CMOS, CDIP20, METAL SEALED, CERAMI

与ACTS20K相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证