5秒后页面跳转
ACTS20K/SAMPLE PDF预览

ACTS20K/SAMPLE

更新时间: 2024-11-19 19:45:11
品牌 Logo 应用领域
瑞萨 - RENESAS 输入元件逻辑集成电路
页数 文件大小 规格书
8页 201K
描述
ACT SERIES, DUAL 4-INPUT NAND GATE, CDFP14, CERAMIC, DFP-14

ACTS20K/SAMPLE 技术参数

生命周期:Obsolete零件包装代码:DFP
包装说明:DFP,针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.64系列:ACT
JESD-30 代码:R-CDFP-F14逻辑集成电路类型:NAND GATE
功能数量:2输入次数:4
端子数量:14封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:DFP封装形状:RECTANGULAR
封装形式:FLATPACK传播延迟(tpd):16 ns
认证状态:Not Qualified座面最大高度:2.92 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
宽度:6.285 mmBase Number Matches:1

ACTS20K/SAMPLE 数据手册

 浏览型号ACTS20K/SAMPLE的Datasheet PDF文件第2页浏览型号ACTS20K/SAMPLE的Datasheet PDF文件第3页浏览型号ACTS20K/SAMPLE的Datasheet PDF文件第4页浏览型号ACTS20K/SAMPLE的Datasheet PDF文件第5页浏览型号ACTS20K/SAMPLE的Datasheet PDF文件第6页浏览型号ACTS20K/SAMPLE的Datasheet PDF文件第7页 
TM  
ACTS20MS  
Radiation Hardened  
Dual 4-Input NAND Gate  
April 1995  
Features  
Pinouts  
14 LEAD CERAMIC DUAL-IN-LINE  
MIL-STD-1835 DESIGNATOR, CDIP2-T14, LEAD FINISH C  
TOP VIEW  
• 1.25 Micron Radiation Hardened SOS CMOS  
• Total Dose 300K RAD (Si)  
• Single Event Upset (SEU) Immunity  
<1 x 10 Errors/Bit-Day (Typ)  
A1  
B1  
1
2
3
4
5
6
7
14 VCC  
13 D2  
12 C2  
11 NC  
10 B2  
-10  
2
• SEU LET Threshold >80 MEV-cm /mg  
NC  
C1  
11  
• Dose Rate Upset >10 RAD (Si)/s, 20ns Pulse  
• Latch-Up Free Under Any Conditions  
D1  
o
o
• Military Temperature Range: -55 C to +125 C  
• Significant Power Reduction Compared to ALSTTL Logic  
• DC Operating Voltage Range: 4.5V to 5.5V  
Y1  
9
8
A2  
Y2  
GND  
• Input Logic Levels  
- VIL = 0.8V Max  
14 LEAD CERAMIC FLATPACK  
MIL-STD-1835 DESIGNATOR, CDFP3-F14, LEAD FINISH C  
TOP VIEW  
- VIH = VCC/2V Min  
1
2
3
4
5
6
7
14  
13  
• Input Current 1µA at VOL, VOH  
VCC  
D2  
A1  
B1  
Description  
C2  
12  
11  
10  
NC  
C1  
The Intersil ACTS20MS is a radiation hardened dual 4-input  
NAND gate. A low on any input forces the output to a high logic  
state.  
NC  
B2  
D1  
A2  
Y1  
9
8
The ACTS20MS utilizes advanced CMOS/SOS technology to  
achieve high-speed operation. This device is a member of the  
radiation hardened, high-speed, CMOS/SOS Logic Family.  
Y2  
GND  
Ordering Information  
PART NUMBER  
ACTS20DMSR  
TEMPERATURE RANGE  
-55oC to +125oC  
-55oC to +125oC  
+25oC  
SCREENING LEVEL  
Intersil Class S Equivalent  
Intersil Class S Equivalent  
Sample  
PACKAGE  
14 Lead SBDIP  
ACTS20KMSR  
14 Lead Ceramic Flatpack  
14 Lead SBDIP  
ACTS20D/Sample  
ACTS20K/Sample  
ACTS20HMSR  
+25oC  
Sample  
14 Lead Ceramic Flatpack  
Die  
+25oC  
Die  
Truth Table  
Functional Diagram  
(1, 9)  
An  
INPUTS  
OUTPUT  
An  
L
Bn  
Cn  
X
Dn  
X
Yn  
H
H
H
H
L
Bn  
(2, 10)  
X
L
(6, 8)  
Yn  
X
X
X
(4, 12)  
Cn  
X
X
X
H
L
X
X
X
L
Dn  
(5, 13)  
H
H
H
NOTE: L = Logic Level Low, H = Logic level High, X = Don’t Care  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc.  
Spec Number 518824  
Copyright © Intersil Americas Inc. 2002. All Rights Reserved  
1
FN3611  

与ACTS20K/SAMPLE相关器件

型号 品牌 获取价格 描述 数据表
ACTS20K/SAMPLE-02 RENESAS

获取价格

ACT SERIES, DUAL 4-INPUT NAND GATE, CDFP14, METAL SEALED, CERAMIC, DFP-14
ACTS20KMSR INTERSIL

获取价格

Radiation Hardened Dual 4-Input NAND Gate
ACTS20KMSR-02 RENESAS

获取价格

ACT SERIES, DUAL 4-INPUT NAND GATE, CDFP14, METAL SEALED, CERAMIC, DFP-14
ACTS20MS INTERSIL

获取价格

Radiation Hardened Dual 4-Input NAND Gate
ACTS240D INTERSIL

获取价格

High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State
ACTS240D/SAMPLE-02 RENESAS

获取价格

ACT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDIP20, SIDE BRAZED, CERAMIC, DIP-20
ACTS240DMSH RENESAS

获取价格

ACTS240DMSH
ACTS240DMSR ETC

获取价格

Logic IC
ACTS240DMSR-02 RENESAS

获取价格

Bus Driver, ACT Series, 2-Func, 4-Bit, Inverted Output, CMOS, CDIP20, METAL SEALED, CERAMI
ACTS240DTR INTERSIL

获取价格

High Reliability, Radiation Hardened Octal Buffer/Line Driver, Three-State, Inverting