5秒后页面跳转
A54SX16-2PQG208 PDF预览

A54SX16-2PQG208

更新时间: 2024-11-07 03:59:43
品牌 Logo 应用领域
美高森美 - MICROSEMI 时钟可编程逻辑
页数 文件大小 规格书
64页 487K
描述
Field Programmable Gate Array, 1452 CLBs, 16000 Gates, 320MHz, CMOS, PQFP208, ROHS COMPLIANT, PLASTIC, QFP-208

A54SX16-2PQG208 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:FQFP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.24
其他特性:CAN ALSO BE OPERATED AT 5V; 24000 SYSTEM GATES ALSO AVAILABLE最大时钟频率:320 MHz
CLB-Max的组合延迟:0.7 nsJESD-30 代码:S-PQFP-G208
JESD-609代码:e3长度:28 mm
湿度敏感等级:3可配置逻辑块数量:1452
等效关口数量:16000端子数量:208
最高工作温度:70 °C最低工作温度:
组织:1452 CLBS, 16000 GATES封装主体材料:PLASTIC/EPOXY
封装代码:FQFP封装形状:SQUARE
封装形式:FLATPACK, FINE PITCH峰值回流温度(摄氏度):245
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:4.1 mm最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:28 mm

A54SX16-2PQG208 数据手册

 浏览型号A54SX16-2PQG208的Datasheet PDF文件第2页浏览型号A54SX16-2PQG208的Datasheet PDF文件第3页浏览型号A54SX16-2PQG208的Datasheet PDF文件第4页浏览型号A54SX16-2PQG208的Datasheet PDF文件第5页浏览型号A54SX16-2PQG208的Datasheet PDF文件第6页浏览型号A54SX16-2PQG208的Datasheet PDF文件第7页 
v3.2  
SX Family FPGAs  
u
e
Leading Edge Performance  
Features  
320 MHz Internal Performance  
3.7 ns Clock-to-Out (Pin-to-Pin)  
0.1 ns Input Setup  
66 MHz PCI  
CPLD and FPGA Integration  
Single-Chip Solution  
100% Resource Utilization with 100% Pin Locking  
3.3 V and 5.0 V Operation with 5.0 V Input Tolerance  
Very Low Power Consumption  
Deterministic, User-Controllable Timing  
Unique In-System Diagnostic and Debug Capability  
with Silicon Explorer II  
0.25 ns Clock Skew  
Specifications  
12,000 to 48,000 System Gates  
Up to 249 User-Programmable I/O Pins  
Up to 1,080 Flip-Flops  
Boundary Scan Testing in Compliance with IEEE  
Standard 1149.1 (JTAG)  
Secure Programming Technology Prevents Reverse  
Engineering and Design Theft  
0.35 µ CMOS  
SX Product Profile  
Device  
A54SX08  
A54SX16  
A54SX16P  
A54SX32  
Capacity  
Typical Gates  
System Gates  
8,000  
12,000  
16,000  
24,000  
16,000  
24,000  
32,000  
48,000  
Logic Modules  
768  
512  
1,452  
924  
1,452  
924  
2,880  
1,800  
Combinatorial Cells  
Register Cells (Dedicated Flip-Flops)  
Maximum User I/Os  
Clocks  
256  
528  
528  
175  
1,080  
130  
175  
249  
3
Yes  
3
Yes  
3
3
Yes  
JTAG  
Yes  
PCI  
Yes  
Clock-to-Out  
3.7 ns  
0.8 ns  
Std, –1, –2, –3  
C, I, M  
3.9 ns  
0.5 ns  
Std, –1, –2, –3  
C, I, M  
4.4 ns  
0.5 ns  
Std, –1, –2, –3  
C, I, M  
4.6 ns  
0.1 ns  
Std, –1, –2, –3  
C, I, M  
Input Setup (external)  
Speed Grades  
Temperature Grades  
Packages (by pin count)  
PLCC  
PQFP  
VQFP  
TQFP  
PBGA  
FBGA  
84  
208  
100  
144, 176  
144  
208  
100  
176  
208  
100  
144, 176  
208  
144, 176  
313, 329  
June 2006  
i
© 2006 Actel Corporation  
See the Actel website for the latest version of the datasheet.  

与A54SX16-2PQG208相关器件

型号 品牌 获取价格 描述 数据表
A54SX16-2PQG208I MICROSEMI

获取价格

Field Programmable Gate Array, 1452 CLBs, 16000 Gates, 320MHz, CMOS, PQFP208, ROHS COMPLIA
A54SX16-2PQG208M MICROSEMI

获取价格

Field Programmable Gate Array, 1452 CLBs, 16000 Gates, 320MHz, 1452-Cell, CMOS, PQFP208, R
A54SX16-2PQG208PP ACTEL

获取价格

Field Programmable Gate Array, 1452 CLBs, 16000 Gates, 320MHz, CMOS, PQFP208, PLASTIC, MO-
A54SX16-2TQ176 MICROSEMI

获取价格

Field Programmable Gate Array, 1452 CLBs, 16000 Gates, 320MHz, 1452-Cell, CMOS, PQFP176, 1
A54SX16-2TQ176I MICROSEMI

获取价格

Field Programmable Gate Array, 1452 CLBs, 16000 Gates, 320MHz, 1452-Cell, CMOS, PQFP176, 1
A54SX16-2TQ176IX79 MICROSEMI

获取价格

Field Programmable Gate Array, 1452 CLBs, 16000 Gates, 320MHz, CMOS, PQFP176, 1.40 MM HEIG
A54SX16-2TQ176M MICROSEMI

获取价格

Field Programmable Gate Array, 1452 CLBs, 16000 Gates, 320MHz, CMOS, PQFP176, 1.40 MM HEIG
A54SX16-2TQ176PP ACTEL

获取价格

Field Programmable Gate Array, 1452 CLBs, 16000 Gates, 320MHz, CMOS, PQFP176, 1.40 MM HEIG
A54SX16-2TQ176X79 MICROSEMI

获取价格

Field Programmable Gate Array, 1452 CLBs, 16000 Gates, 320MHz, CMOS, PQFP176, 1.40 MM HEIG
A54SX16-2TQ208 ETC

获取价格

54SX Family FPGAs