5秒后页面跳转
A43E16161G-75UF PDF预览

A43E16161G-75UF

更新时间: 2024-01-07 22:10:47
品牌 Logo 应用领域
联笙电子 - AMICC 时钟动态存储器内存集成电路
页数 文件大小 规格书
48页 557K
描述
Synchronous DRAM, 2MX16, 6ns, CMOS, PBGA54

A43E16161G-75UF 技术参数

是否Rohs认证: 符合生命周期:Contact Manufacturer
包装说明:FBGA, BGA54,9X9,32Reach Compliance Code:unknown
风险等级:5.75最长访问时间:6 ns
最大时钟频率 (fCLK):133 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:S-PBGA-B54
内存密度:33554432 bit内存集成电路类型:SYNCHRONOUS DRAM
内存宽度:16端子数量:54
字数:2097152 words字数代码:2000000
最高工作温度:85 °C最低工作温度:-40 °C
组织:2MX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:FBGA
封装等效代码:BGA54,9X9,32封装形状:SQUARE
封装形式:GRID ARRAY, FINE PITCH电源:1.8 V
认证状态:Not Qualified刷新周期:4096
连续突发长度:1,2,4,8,FP最大待机电流:0.00001 A
子类别:DRAMs最大压摆率:0.06 mA
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOMBase Number Matches:1

A43E16161G-75UF 数据手册

 浏览型号A43E16161G-75UF的Datasheet PDF文件第6页浏览型号A43E16161G-75UF的Datasheet PDF文件第7页浏览型号A43E16161G-75UF的Datasheet PDF文件第8页浏览型号A43E16161G-75UF的Datasheet PDF文件第10页浏览型号A43E16161G-75UF的Datasheet PDF文件第11页浏览型号A43E16161G-75UF的Datasheet PDF文件第12页 
A43E16161  
Simplified Truth Table  
Command  
CKEn-1 CKEn  
DQM BA A10 A9~A0 Notes  
/AP  
WE  
CAS  
CS  
RAS  
Register  
Mode Register Set  
1,2  
H
H
X
X
L
L
L
L
L
L
L
L
X
L
OP CODE  
OP CODE  
Extended Mode Register Set  
1,2  
3
Refresh  
Auto Refresh  
Self  
H
L
H
L
L
L
L
H
H
X
X
X
Entry  
Exit  
3
H
H
3
Refresh  
L
H
X
X
X
H
L
X
L
X
H
X
H
3
4
Bank Active & Row Addr.  
H
V
V
Row Addr.  
Read &  
Column Addr.  
Auto Precharge Disable  
Auto Precharge Enable  
Auto Precharge Disable  
Auto Precharge Enable  
L
H
L
Column  
Addr.  
4
4,5  
4
H
X
L
H
L
H
X
Write &  
Column  
Addr.  
H
H
X
X
L
L
H
H
L
L
L
X
X
V
Column Addr.  
H
4,5  
6
Burst Stop  
Precharge  
H
X
Bank Selection  
Both Banks  
V
X
L
H
X
L
L
H
L
X
X
H
L
H
X
L
H
X
X
H
X
V
X
X
H
X
H
X
H
X
X
H
X
V
X
H
X
X
H
X
V
X
Entry  
H
L
L
H
L
X
X
X
Clock Suspend or  
Active Power Down  
X
X
Exit  
Entry  
H
H
L
Precharge Power Down Mode  
Exit  
L
H
H
H
X
X
V
X
H
DQM  
X
X
7
8
L
H
L
H
X
H
X
H
X
L
No Operation Command  
Deep Power Down Entry  
Deep Power Down Exit  
H
L
L
X
X
X
X
H
X
X
(V = Valid, X = Don’t Care, H = Logic High, L = Logic Low)  
Note : 1. OP Code: Operand Code  
A0~A10, BA: Program keys. (@MRS, EMRS)  
2. MRS can be issued only when all banks are at precharge state.  
A new command can be issued after 2 clock cycle of MRS, EMRS.  
3. Auto refresh functions is same as CBR refresh of DRAM.  
The automatical precharge without Row precharge command is meant by “Auto”.  
Auto/Self refresh can be issued only when all banks are at precharge state.  
4. BA: Bank select address.  
5. During burst read or write with auto precharge, new read/write command cannot be issued.  
Another bank read/write command can be issued at every burst length.  
6. Bust stop command is valid at every burst length.  
7. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0)  
but masks the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2)  
8. After Deep Power Down mode exit, a full new initialization of the memory device is mandatory.  
PRELIMINARY (February, 2008, Version 0.3)  
8
AMIC Technology, Corp.  

与A43E16161G-75UF相关器件

型号 品牌 描述 获取价格 数据表
A43E16161G-95F AMICC Synchronous DRAM, 2MX16, 7ns, CMOS, PBGA54

获取价格

A43E16161G-95UF AMICC Synchronous DRAM, 2MX16, 7ns, CMOS, PBGA54

获取价格

A43E16161V AMICC 1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

获取价格

A43E16161V-75F AMICC 1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

获取价格

A43E16161V-75UF AMICC 1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

获取价格

A43E16161V-95F AMICC 1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

获取价格