5秒后页面跳转
9DB803DF PDF预览

9DB803DF

更新时间: 2024-01-10 01:56:49
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
21页 247K
描述
PLL Based Clock Driver, 9DB Series, 16 True Output(s), 0 Inverted Output(s), PDSO48, MO-118, SSOP-48

9DB803DF 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete包装说明:MO-118, SSOP-48
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.33系列:9DB
输入调节:DIFFERENTIAL MUXJESD-30 代码:R-PDSO-G48
JESD-609代码:e0长度:15.875 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:48实输出次数:16
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP48,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):225电源:3.3 V
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.05 ns
座面最大高度:2.8 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.5 mmBase Number Matches:1

9DB803DF 数据手册

 浏览型号9DB803DF的Datasheet PDF文件第1页浏览型号9DB803DF的Datasheet PDF文件第2页浏览型号9DB803DF的Datasheet PDF文件第4页浏览型号9DB803DF的Datasheet PDF文件第5页浏览型号9DB803DF的Datasheet PDF文件第6页浏览型号9DB803DF的Datasheet PDF文件第7页 
ICS9DB803D  
Eight Output Differential Buffer for PCIe for Gen 2  
Pin Description for OE_INV = 0  
PIN # PIN NAME  
PIN TYPE  
DESCRIPTION  
Active low Input for determining SRC output frequency SRC or SRC/2.  
0 = SRC/2, 1= SRC  
1
2
SRC_DIV#  
VDD  
IN  
PWR  
Power supply, nominal 3.3V  
3
4
5
6
GND  
PWR  
IN  
Ground pin.  
SRC_IN  
SRC_IN#  
OE_0  
0.7 V Differential SRC TRUE input  
IN  
0.7 V Differential SRC COMPLEMENTARY input  
Active high input for enabling output 0.  
0 = tri-state outputs, 1= enable outputs  
Active high input for enabling output 3.  
0 = tri-state outputs, 1= enable outputs  
0.7V differential true clock output  
0.7V differential complement clock output  
Ground pin.  
IN  
7
OE_3  
IN  
8
9
DIF_0  
DIF_0#  
OUT  
OUT  
PWR  
10 GND  
11 VDD  
PWR  
Power supply, nominal 3.3V  
12 DIF_1  
13 DIF_1#  
14 OE_1  
OUT  
OUT  
IN  
0.7V differential true clock output  
0.7V differential complement clock output  
Active high input for enabling output 1.  
0 = tri-state outputs, 1= enable outputs  
Active high input for enabling output 2.  
0 = tri-state outputs, 1= enable outputs  
15 OE_2  
16 DIF_2  
IN  
OUT  
0.7V differential true clock output  
17 DIF_2#  
18 GND  
OUT  
PWR  
0.7V differential complement clock output  
Ground pin.  
19 VDD  
PWR  
OUT  
OUT  
Power supply, nominal 3.3V  
20 DIF_3  
21 DIF_3#  
0.7V differential true clock output  
0.7V differential complement clock output  
Input to select Bypass(fan-out) or PLL (ZDB) mode  
0 = Bypass mode, 1= PLL mode  
22 BYPASS#/PLL  
IN  
23 SCLK  
24 SDATA  
IN  
I/O  
Clock pin of SMBus circuitry, 5V tolerant.  
Data pin for SMBus circuitry, 5V tolerant.  
IDTTM/ICSTM Eight Output Differential Buffer for PCIe Gen 2  
ICS9DB803D  
REV F 04/10/08  
3

与9DB803DF相关器件

型号 品牌 描述 获取价格 数据表
9DB803DFT IDT PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO48, MO-118

获取价格

9DB803DG IDT PLL Based Clock Driver, 9DB Series, 16 True Output(s), 0 Inverted Output(s), PDSO48, 0.240

获取价格

9DB803DGT IDT PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO48, 6.10 M

获取价格

9DB833 RENESAS 8-output 3.3 V PCIe Gen1-2-3 Zero Delay / Fanout Buffer

获取价格

9DB833AFLIFT IDT PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO48, 0.300

获取价格

9DB833AGLIFT IDT PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO48, 6.10 M

获取价格