Datasheet > 97U877KLF-T

97U877KLF-T

更新时间： 2024-01-15 06:25:51

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
13页	129K
描述
Clock Driver

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

97U877KLF-T 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
包装说明：	,	Reach Compliance Code：	compliant
风险等级：	5.84	Base Number Matches：	1

97U877KLF-T 数据手册

ICS97U877

Absolute Maximum Ratings

Supply Voltage (VDDQ & AVDD) . . . . . . . . . -0.5V to 2.5V

Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . GND - 0.5V to V_DDQ+ 0.5V

Ambient OperatingTemperature . . . . . . . . . . 0°C to +70°C

StorageTemperature . . . . . . . . . . . . . . . . . . . -65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device.These

ratingsarestressspecificationsonlyandfunctionaloperationofthedeviceattheseoranyotherconditionsabovethose

listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions

for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

TA = 0 - 70°C; Supply Voltage AVDDQ, VDDQ = 1.8 V +/- 0.1V (unless otherwise stated)

SYMBOL

MIN

TYP

MAX

±250

UNITS

µA

PARAMETER

Input High Current

(CLK_INT, CLK_INC)

Input Low Current (OE,

OS, FB_INT, FB_INC)

Output Disabled Low

Current

CONDITIONS

I_IH

V_I= V_DDQor GND

I_IL

V_I= V_DDQor GND

±10

µA

I_ODL

OE = L, V_ODL= 100mV

100

I_DD1.8

I_DDLD

V_IK

C_L= 0pf @ 270MHz

C_L= 0pf

300

500

-1.2

Operating Supply

Current

µA

V_DDQ= 1.7V Iin = -18mA

I_OH= -100 µA

Input Clamp Voltage

_DDQ- 0.2

V_OH

V_OL

High-level output voltage

I_OH= -9 mA

1.1

1.45

0.25

I_OL=100 µA

0.10

0.6

Low-level output voltage

I_OL=9 mA

Input Capacitance¹

Output Capacitance¹

C_IN

C_OUT

V_I= GND or V_DDQ

V_OUT= GND or V_DDQ

¹Guaranteed by design, not 100% tested in production.

0792A—04/15/04

1 2 345 6 7...13

下载PDF

与97U877KLF-T相关器件

型号	品牌	描述	获取价格	数据表
97U877K-T	IDT	Clock Driver	获取价格
97U877YHLF-T	IDT	PLL Based Clock Driver, 97U Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, LEAD	获取价格
97U877YKLF-T	IDT	PLL Based Clock Driver, 97U Series, 10 True Output(s), 0 Inverted Output(s), PQCC40, LEAD	获取价格
97U877YK-T	IDT	PLL Based Clock Driver, 97U Series, 10 True Output(s), 0 Inverted Output(s), PQCC40, PLAST	获取价格
97ULP877BH	IDT	CABGA-52, Tray	获取价格
97ULP877BHLF-T	IDT	PLL Based Clock Driver, 97ULP Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, LEA	获取价格