5秒后页面跳转
97U877KLF-T PDF预览

97U877KLF-T

更新时间: 2024-02-11 03:11:13
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
13页 129K
描述
Clock Driver

97U877KLF-T 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:,Reach Compliance Code:compliant
风险等级:5.84Base Number Matches:1

97U877KLF-T 数据手册

 浏览型号97U877KLF-T的Datasheet PDF文件第4页浏览型号97U877KLF-T的Datasheet PDF文件第5页浏览型号97U877KLF-T的Datasheet PDF文件第6页浏览型号97U877KLF-T的Datasheet PDF文件第8页浏览型号97U877KLF-T的Datasheet PDF文件第9页浏览型号97U877KLF-T的Datasheet PDF文件第10页 
ICS97U877  
Parameter Measurement Information  
V
DD  
V
(CLKC)  
V
(CLKC)  
ICS97U877  
GND  
Figure 1. IBIS Model Output Load  
VDD/2  
C = 10 pF  
ICS97U877  
- GND  
SCOPE  
R = 10Z = 50Ω  
Z = 60Ω  
Z = 2.97"  
R = 1MΩ  
C = 1 pF  
Z = 120Ω  
R = 10Ω  
V
(TT)  
Z = 50Ω  
Z = 60Ω  
Z = 2.97"  
R = 1MΩ  
C = 1 pF  
V
(TT)  
C = 10 pF  
Note: VTT = GND  
GND  
-VDD/2  
Figure 2. Output Load Test Circuit  
YX, FB_OUTC  
YX, FB_OUTT  
t
t
c(n+1)  
c(n)  
t
= t  
± t  
jit(cc) c(n) c(n+1)  
Figure 3. Cycle-to-Cycle Jitter  
0792A—04/15/04  
7

与97U877KLF-T相关器件

型号 品牌 描述 获取价格 数据表
97U877K-T IDT Clock Driver

获取价格

97U877YHLF-T IDT PLL Based Clock Driver, 97U Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, LEAD

获取价格

97U877YKLF-T IDT PLL Based Clock Driver, 97U Series, 10 True Output(s), 0 Inverted Output(s), PQCC40, LEAD

获取价格

97U877YK-T IDT PLL Based Clock Driver, 97U Series, 10 True Output(s), 0 Inverted Output(s), PQCC40, PLAST

获取价格

97ULP877BH IDT CABGA-52, Tray

获取价格

97ULP877BHLF-T IDT PLL Based Clock Driver, 97ULP Series, 10 True Output(s), 0 Inverted Output(s), PBGA52, LEA

获取价格