5秒后页面跳转
97ULPA877AKLFT PDF预览

97ULPA877AKLFT

更新时间: 2024-01-25 17:29:30
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
15页 183K
描述
Clock Driver

97ULPA877AKLFT 技术参数

生命周期:Obsolete包装说明:,
Reach Compliance Code:compliant风险等级:5.84
Base Number Matches:1

97ULPA877AKLFT 数据手册

 浏览型号97ULPA877AKLFT的Datasheet PDF文件第2页浏览型号97ULPA877AKLFT的Datasheet PDF文件第3页浏览型号97ULPA877AKLFT的Datasheet PDF文件第4页浏览型号97ULPA877AKLFT的Datasheet PDF文件第5页浏览型号97ULPA877AKLFT的Datasheet PDF文件第6页浏览型号97ULPA877AKLFT的Datasheet PDF文件第7页 
ICS97ULPA877A  
Integrated  
Circuit  
Systems,Inc.  
1.8V Low-Power Wide-Range Frequency Clock Driver  
Pin Configuration  
RecommendedApplication:  
DDR2 Memory Modules / Zero Delay Board Fan Out  
Provides complete DDR DIMM logic solution with  
ICSSSTU32864/SSTUF32864/SSTUF32866/  
SSTUA32864/SSTUA32866/SSTUA32S868/  
SSTUA32S865/SSTUA32S869  
1
2
3
4
5
6
A
B
C
D
E
F
ProductDescription/Features:  
Low skew, low jitter PLL clock driver  
G
H
J
1 to 10 differential clock distribution (SSTL_18)  
Feedback pins for input to output synchronization  
Spread Spectrum tolerant inputs  
K
Auto PD when input signal is at a certain logic state  
52-Ball BGA  
SwitchingCharacteristics:  
Top View  
Period jitter:40ps (DDR2-400/533)  
30ps (DDR2-667/800)  
Half-period jitter: 60ps (DDR2-400/533)  
50ps (DDR2-667/800)  
OUTPUT - OUTPUT skew: 40ps (DDR2-400/533)  
30ps (DDR2-667/800)  
CYCLE - CYCLE jitter 40ps  
1
2
3
4
5
6
A
B
C
D
E
F
G
H
J
CLKT1  
CLKC1  
CLKC2  
CLKT2  
CLK_INT  
CLK_INC  
AGND  
AVDD  
CLKT3  
CLKC3  
CLKT0  
GND  
GND  
VDDQ  
VDDQ  
VDDQ  
VDDQ  
GND  
CLKC0  
GND  
NB  
CLKC5  
GND  
NB  
CLKT5  
GND  
GND  
OS  
CLKT6  
CLKC6  
CLKC7  
CLKT7  
VDDQ  
NB  
VDDQ  
NB  
VDDQ  
OE  
VDDQ  
GND  
GND  
CLKC9  
FB_INT  
FB_INC  
FB_OUTC  
FB_OUTT  
CLKT8  
NB  
NB  
VDDQ  
NB  
VDDQ  
NB  
GND  
CLKC4  
GND  
CLKT4  
GND  
CLKT9  
K
CLKC8  
Block Diagram  
CLKT0  
CLKC0  
LD* or OE  
OE  
Powerdown  
Control and  
Test Logic  
CLKT1  
CLKC1  
LD*, OS or OE  
OS  
40  
31  
AVDD  
CLKT2  
CLKC2  
PLL bypass  
LD*  
30  
1
VDDQ  
CLKC2  
CLKT2  
CLK_INT  
CLK_INC  
VDDQ  
CLKC7  
CLKT3  
CLKC3  
CLKT7  
VDDQ  
FB_INT  
FB_INC  
FB_OUTC  
FB_OUTT  
VDDQ  
OE  
CLKT4  
CLKC4  
CLKT5  
CLKC5  
ICS97ULPA877A  
AGND  
AVDD  
VDDQ  
CLK_INT  
CLKT6  
CLKC6  
CLK_INC  
10K-100k  
CLKT7  
CLKC7  
PLL  
GND 10  
21  
OS  
GND  
CLKT8  
CLKC8  
11  
20  
FB_INT  
FB_INC  
CLKT9  
CLKC9  
* The Logic Detect (LD) powers down the device when a  
logic low is applied to both CLK_INT and CLK_INC.  
FB_OUTT  
FB_OUTC  
40-Pin MLF  
1088B—01/18/06  

与97ULPA877AKLFT相关器件

型号 品牌 描述 获取价格 数据表
97WD07761 SWITCH Interconnection Device,

获取价格

97WV07706 SWITCH Interconnection Device,

获取价格

98.8-.1%-FA4-20PPM-CARDPACK VISHAY Fixed Resistor, Wire Wound, 4W, 98.8ohm, 210V, 0.1% +/-Tol, -20,20ppm/Cel,

获取价格

98.8-.25%-FA1-20PPM-TANDR VISHAY Fixed Resistor, Wire Wound, 1W, 98.8ohm, 44V, 0.25% +/-Tol, -20,20ppm/Cel,

获取价格

980 AGERE 980-Type Ultrahigh- Reliability Pump Laser Module

获取价格

980.5.1850.00 ETC MONITOR PLATE

获取价格