5秒后页面跳转
935319511528 PDF预览

935319511528

更新时间: 2024-09-20 20:03:59
品牌 Logo 应用领域
恩智浦 - NXP 时钟微控制器外围集成电路
页数 文件大小 规格书
36页 914K
描述
Microcontroller

935319511528 技术参数

生命周期:Active包装说明:LFQFP,
Reach Compliance Code:unknown风险等级:5.74
具有ADC:YES地址总线宽度:
位大小:8最大时钟频率:16 MHz
DMA 通道:NO外部数据总线宽度:
长度:7 mmI/O 线路数量:40
端子数量:48PWM 通道:YES
封装代码:LFQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH速度:50.33 MHz
最大供电电压:5.5 V最小供电电压:2.7 V
标称供电电压:5 V表面贴装:YES
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD宽度:7 mm
uPs/uCs/外围集成电路类型:MICROCONTROLLERBase Number Matches:1

935319511528 数据手册

 浏览型号935319511528的Datasheet PDF文件第2页浏览型号935319511528的Datasheet PDF文件第3页浏览型号935319511528的Datasheet PDF文件第4页浏览型号935319511528的Datasheet PDF文件第5页浏览型号935319511528的Datasheet PDF文件第6页浏览型号935319511528的Datasheet PDF文件第7页 
Freescale Semiconductor  
Data Sheet: Technical Data  
Document Number: MC9S08MP16  
Rev. 2, 08/2011  
48-LQFP  
Case 932-03  
32-LQFP  
Case 873A-03  
MC9S08MP16 Series Data  
Sheet  
28-SOIC  
Case 751F-05  
Features  
8-Bit HCS08 Central Processor Unit (CPU)  
– Up to 51.34 MHz CPU at 2.7V to 5.5V across temperature  
range of –40°C to 105°C  
PGA — Differential programmable gain amplifier with  
programmable gain (x1, x2, x4, x8, x16, or x32)  
HSCMP — Three fast analog comparators with positive and  
negative inputs; separately selectable interrupt on rising and  
falling comparator output; filtering; windowing; HSCMP1 and  
HSCMP2 outputs can be optionally routed to FTM1 module;  
runs in stop3  
– Up to 40 MHz CPU at 2.7V to 5.5V across temperature range  
of –40°C to 125°C  
– HC08 instruction set with added BGND instruction and  
additional addressing modes for LDHX and STHX  
– Support for up to 48 interrupt/reset sources  
On-Chip Memory  
– Up to 16 KB flash memory; read/program/erase over full  
operating voltage and temperature  
DAC — Three 5-bit digital to analog convertor used as a  
32-tap voltage reference for each comparator  
– Up to 1 KB random-access memory (RAM)  
– Security circuitry to prevent unauthorized access to RAM and  
flash memory contents  
PDB — Two programmable delay blocks: PDB1 synchronizes  
PWM with samples of ADC; PDB2 synchronizes PWM with  
comparing window of analog comparators  
SCI — Full duplex non-return to zero (NRZ); LIN master  
extended break generation; LIN slave extended break  
detection; wake up on active edge  
SPI — Full-duplex or single-wire bidirectional;  
Double-buffered transmit and receive; Master or Slave mode;  
MSB-first or LSB-first shifting  
IIC/SMBus — Up to 400 kbps; Multi-master operation;  
Programmable slave address; Interrupt driven byte-by-byte  
data transfer; supports broadcast mode and 10-bit addressing;  
SMBus compatible  
FTM — Two Flextimers with total of 8 channels; One  
2-channel (FTM1) and one 6-channel (FTM2); supports  
operation up to 2x bus clock; selectable input capture, output  
compare, edge- or center-aligned PWM; dead time insertion;  
fault inputs  
MTIM — 8-bit modulo counter with 8-bit prescaler  
RTC — (Real-time counter) 8-bit modulus counter with  
binary or decimal based prescaler; External clock source for  
precise time base, time-of-day, calendar or task scheduling;  
Free running on-chip low power oscillator (1 kHz) for cyclic  
wake-up without external components, runs in all MCU modes  
CRC — Cyclic redundancy check generator  
KBI — Three 8 channel keyboard interrupt module with  
software selectable polarity on edge or edge/level modes  
Input/Output  
Power-Saving Modes  
– Two low power stop modes; reduced power wait mode  
– Peripheral clock gating can disable clocks to unused modules  
Clock Source Options  
– Oscillator (XOSC) — Loop-control Pierce oscillator; Crystal  
or ceramic resonator range of 31.25–38.4 kHz or 1–16 MHz  
– Internal Clock Source (ICS) — Containing a  
frequency-locked-loop (FLL) controlled by internal or  
external reference; precision trimming of internal reference  
allows 0.2% resolutions and 2% deviation over temperature  
and voltage; supports CPU frequencies up to 51.34 MHz  
System Protection  
– Watchdog computer operating properly (COP) reset running  
from dedicated 1-kHz internal clock source or bus clock  
– Low-voltage detection with reset or interrupt; selectable trip  
points  
– Illegal opcode and illegal address detection with reset  
– Flash memory block protection  
Development Support  
– Single-wire background debug interface  
– Breakpoint capability to allow single breakpoint setting during  
in-circuit debugging (plus three more breakpoints in on-chip  
debug module)  
– On-chip in-circuit emulator (ICE) debug module containing  
three comparators and nine trigger modes. Eight deep FIFO for  
storing change-of-flow addresses and event-only data. Debug  
module supports both tag and force breakpoints  
Peripherals  
IPC — Interrupt Priority Controller with 4 programmable  
interrupt priority levels  
ADC — 13-channel, 12-bit resolution; 2.5 s conversion time;  
automatic compare function; 1.7 mV/C temperature sensor;  
internal bandgap reference channel; operation in stop3  
– 40 GPIOs, 2 output-only pins.  
– Hysteresis and configurable pull up device on input pins;  
Configurable slew rate and drive strength on output pins;  
Sink/Source current up to 20mA  
Package Options  
– 48-LQFP, 32-LQFP, 28-SOIC  
– 48-LQFP qualified for automotive usage  
Freescale reserves the right to change the detail specifications as may be required to permit  
improvements in the design of its products.  
© Freescale Semiconductor, Inc., 2009-2011. All rights reserved.  

与935319511528相关器件

型号 品牌 获取价格 描述 数据表
935319511557 NXP

获取价格

Microcontroller
935319527557 NXP

获取价格

Microcontroller
935319532557 NXP

获取价格

Microprocessor
935319536518 NXP

获取价格

Multifunction Peripheral
935319536557 NXP

获取价格

Multifunction Peripheral
935319538518 NXP

获取价格

Multifunction Peripheral
935319538557 NXP

获取价格

Multifunction Peripheral
935319553557 NXP

获取价格

Microcontroller
935319569518 NXP

获取价格

Analog Circuit
935319569574 NXP

获取价格

Analog Circuit