5秒后页面跳转
854110AKILF PDF预览

854110AKILF

更新时间: 2024-11-03 01:07:03
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
21页 851K
描述
2.5V Differential LVDS Clock Buffer

854110AKILF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:VFQFPN
包装说明:VFQFN-32针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.8
系列:854110输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-XQCC-N32JESD-609代码:e3
长度:5 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:32
实输出次数:10最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:UNSPECIFIED
封装代码:HVQCCN封装等效代码:LCC32,.2SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260电源:2.5 V
Prop。Delay @ Nom-Sup:9.3 ns传播延迟(tpd):9.3 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.55 ns
座面最大高度:1 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:5 mm最小 fmax:200 MHz
Base Number Matches:1

854110AKILF 数据手册

 浏览型号854110AKILF的Datasheet PDF文件第2页浏览型号854110AKILF的Datasheet PDF文件第3页浏览型号854110AKILF的Datasheet PDF文件第4页浏览型号854110AKILF的Datasheet PDF文件第5页浏览型号854110AKILF的Datasheet PDF文件第6页浏览型号854110AKILF的Datasheet PDF文件第7页 
2.5V Differential LVDS Clock Buffer  
ICS854110I  
DATA SHEET  
General Description  
Features  
The ICS854110I is a high-performance differential LVDS clock fanout  
buffer. The device is designed for signal fanout of high-frequency, low  
phase-noise clock signals. The selected differential input signal is  
distributed to ten differential LVDS outputs. The ICS854110I is  
characterized to operate from a 2.5V power supply. Guaranteed  
output-to-output and part-to-part skew characteristics make the  
ICS854110I ideal for those clock distribution applications demanding  
well-defined performance and repeatability. The device offers an  
output slew rate control with four pre-set output transition times to  
solve crosstalk and EMI problems in complex board designs. A  
fail-safe input design forces the outputs to a defined state if  
differential clock inputs are open or shorted, see Table 3D.  
Two differential input reference clocks  
Differential pair can accept the following differential input levels:  
LVPECL, LVDS  
Ten LVDS outputs  
Maximum clock frequency: 200MHz  
Output slew rate control  
Fail-safe differential inputs  
LVCMOS interface levels for all control inputs  
Output skew: 260ps (maximum), for fastest slew rate setting of  
0.650 V/ns  
Part-to-part skew: 1.2ns (maximum)  
Full 2.5V supply voltage  
Lead-free (RoHS 6) 32-Lead VFQFN and 32-Lead LQFP package  
-40°C to 85°C ambient operating temperature  
Pin Assignments  
Block Diagram  
Q0  
nQ0  
32 31 30 29 28 27 26 25  
1
2
3
4
5
6
7
8
ISET  
Q3  
24  
23  
22  
21  
20  
Q1  
nQ1  
854110AKI  
32-Lead VFQFN  
5mm x 5mm x 0.925mm  
package body  
CLK_SEL  
CLK0  
nQ3  
Q4  
CLK0  
nCLK0  
0
fREF  
nQ4  
Q5  
nCLK0  
GND  
Q2  
nQ2  
K package  
Top View  
CLK1  
nCLK1  
1
CLK1  
nQ5  
Q6  
19  
18  
17  
Q3  
nQ3  
nCLK1  
nOE  
Pulldown  
CLK_SEL  
nQ6  
9
10 11 12 13 14 15 16  
Q4  
nQ4  
Q5  
nQ5  
ISET  
Slew-Rate  
Control  
Q6  
nQ6  
32 31 30 29 28 27 26 25  
RSET  
ISET  
1
Q3  
24  
23  
22  
21  
20  
2
3
4
5
6
7
8
CLK_SEL  
CLK0  
nQ3  
Q4  
854110AYI  
32-Lead LQFP  
7mm x 7mm x 1.4mm  
package body  
Y package  
Q7  
nQ7  
GND  
nQ4  
Q5  
nCLK0  
GND  
Q8  
nQ8  
Pulldown  
CLK1  
nQ5  
Q6  
19  
18  
17  
nOE  
Top View  
nCLK1  
nOE  
Q9  
nQ9  
nQ6  
9
10 11 12 13 14 15 16  
ICS854110AKI REVISION B JANUARY 27, 2011  
1
©2011 Integrated Device Technology, Inc.  

854110AKILF 替代型号

型号 品牌 替代类型 描述 数据表
854110AKILFT IDT

完全替代

2.5V Differential LVDS Clock Buffer
5T93GL10NLGI IDT

功能相似

VFQFPN-40, Tray

与854110AKILF相关器件

型号 品牌 获取价格 描述 数据表
854110AKILFT IDT

获取价格

2.5V Differential LVDS Clock Buffer
854110AYILF IDT

获取价格

2.5V Differential LVDS Clock Buffer
854110AYILFT IDT

获取价格

2.5V Differential LVDS Clock Buffer
85411-10MM MOLEX

获取价格

Strip Terminal Block, 15A, 2.5mm2, 1 Row(s), 1 Deck(s)
85411AM IDT

获取价格

Low Skew Clock Driver, 85411 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, 3.90 X
85411AMI IDT

获取价格

Low Skew Clock Driver, 85411 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, 3.90 X
85411AMILF IDT

获取价格

Low Skew, 1-to-2 Different ial-to-LVDS Fanout Buffer
85411AMILFT IDT

获取价格

Low Skew, 1-to-2 Different ial-to-LVDS Fanout Buffer
85411AMIT IDT

获取价格

Low Skew Clock Driver, 85411 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, 3.90 X
85411AMLFT IDT

获取价格

Low Skew, 1-to-2 Different ial-to-LVDS Fanout Buffer