5秒后页面跳转
844002AGI-01T PDF预览

844002AGI-01T

更新时间: 2024-02-06 15:40:04
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
14页 743K
描述
FEMTOCLOCKS CRYSTAL-TOLVDS FREQUENCY SYNTHESIZER

844002AGI-01T 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Transferred零件包装代码:TSSOP
包装说明:TSSOP, TSSOP20,.25针数:20
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.27
其他特性:ALSO OPERATES AT 3.3V SUPPLYJESD-30 代码:R-PDSO-G20
JESD-609代码:e0长度:6.5 mm
湿度敏感等级:1端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:170 MHz封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):225电源:2.5 V
主时钟/晶体标称频率:27.2 MHz认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Clock Generators
最大压摆率:98 mA最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER

844002AGI-01T 数据手册

 浏览型号844002AGI-01T的Datasheet PDF文件第4页浏览型号844002AGI-01T的Datasheet PDF文件第5页浏览型号844002AGI-01T的Datasheet PDF文件第6页浏览型号844002AGI-01T的Datasheet PDF文件第8页浏览型号844002AGI-01T的Datasheet PDF文件第9页浏览型号844002AGI-01T的Datasheet PDF文件第10页 
ICS844002I-01  
FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER  
Parameter Measurement Information, continued  
VDD  
out  
LVDS  
DC Input  
100  
V
OD/VOD  
out  
Differential Offset Voltage Setup  
Application Information  
Power Supply Filtering Technique  
As in any high speed analog circuitry, the power supply pins are  
vulnerable to random noise. The ICS844002I-01 provides separate  
power supplies to isolate any high switching noise from the outputs  
to the internal PLL. VDD, VDDA and VDDO should be individually  
connected to the power supply plane through vias, and bypass  
capacitors should be used for each pin. To achieve optimum jitter  
performance, power supply isolation is required. Figure 1  
illustrates how a 10resistor along with a 10µF and a 0.01µF  
bypass capacitor should be connected to each VDDA pin.  
2.5V  
VDD  
.01µF  
.01µF  
10Ω  
VDDA  
10µF  
Figure 1. Power Supply Filtering  
Recommendations for Unused Input and Output Pins  
Outputs:  
Inputs:  
LVDS Outputs  
LVCMOS Control Pins  
All unused LVDS output pairs can be either left floating or  
terminated with 100across. If they are left floating, we  
recommend that there is no trace attached.  
All control pins have internal pull-ups or pull-downs; additional  
resistance is not required but can be added for additional  
protection. A 1kresistor can be used.  
REF_CLK INPUT  
For applications not requiring the use of the reference clock,  
it can be left floating. Though not required, but for additional  
protection, a 1kresistor can be tied from the REF_CLK to  
ground.  
Crystal Inputs  
For applications not requiring the use of the crystal oscillator input,  
both XTAL_IN and XTAL_OUT can be left floating. Though not  
required, but for additional protection, a 1kresistor can be tied  
from XTAL_IN to ground.  
IDT™ / ICS™ LVDS FREQUENCY SYNTHESIZER  
7
ICS844002AGI-01 REV. C SEPTEMBER 28, 2007  

与844002AGI-01T相关器件

型号 品牌 描述 获取价格 数据表
844002IAGILF IDT PLL/Frequency Synthesis Circuit

获取价格

844003 IDT FemtoClock Crystal-to-3.3V LVDS Frequency Synthesizer

获取价格

844003AGILF IDT PLL/Frequency Synthesis Circuit

获取价格

844003AGIT IDT PLL/Frequency Synthesis Circuit

获取价格

844003AGITLF IDT PLL/Frequency Synthesis Circuit

获取价格

844003AGLF IDT FemtoClock Crystal-to-3.3V LVDS Frequency Synthesizer

获取价格