ICS844002-01
FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER
Table 1. Pin Descriptions
Number
1, 7
Name
nc
Type
Description
Unused
Power
No connect.
2, 20
3, 4
VDDO
Q0, Q0
Output supply pins.
Output
Differential output pair. LVDS interface levels.
Active HIGH Master Reset. When logic HIGH, the internal dividers are reset
causing the true outputs Qx to go low and the inverted outputs Qx to go high.
When logic LOW, the internal dividers and the outputs are enabled.
LVCMOS/LVTTL interface levels.
5
MR
Input
Pulldown
Selects between the PLL and REF_CLK as input to the dividers. When LOW,
6
8
PLL_SEL
VDDA
Input
Pulldown selects PLL (PLL Enable). When HIGH, deselects the reference clock (PLL
Bypass). LVCMOS/LVTTL interface levels.
Power
Input
Analog supply pin.
9,
11
FSEL0,
F_SEL1
Pulldown Frequency select pins. LVCMOS/LVTTL interface levels.
Core supply pins.
10
VDD
Power
Input
12,
13
XTAL_OUT
XTAL_IN
Parallel resonant crystal interface. XTAL_OUT is the output,
XTAL_IN is the input.
,
14
REF_CLK
Input
Input
Pulldown Non-inverting differential clock input.
Selects between crystal or REF_CLK inputs as the PLL Reference source.
Pulldown Selects XTAL inputs when LOW. Selects REF_CLK when HIGH.
LVCMOS/LVTTL interface levels.
15
XTAL_SEL
16
17
nc
Unused
Power
No connect.
GND
Power supply ground.
18, 19
Q1, Q1
Output
Differential output pair. LVDS interface levels.
NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
Table 2. Pin Characteristics
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
pF
CIN
Input Capacitance
4
RPULLDOWN Input Pulldown Resistor
51
kΩ
IDT™ / ICS™ LVDS FREQUENCY SYNTHESIZER
2
ICS844002AG-01 REV. A SEPTEMBER 28, 2007