5秒后页面跳转
8432DYI-101T PDF预览

8432DYI-101T

更新时间: 2024-11-03 21:10:23
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
20页 412K
描述
PLL/Frequency Synthesis Circuit, PQFP32

8432DYI-101T 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:QFP, QFP32,.35SQ,32Reach Compliance Code:not_compliant
风险等级:5.92JESD-30 代码:S-PQFP-G32
JESD-609代码:e0湿度敏感等级:3
端子数量:32最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK
电源:3.3 V认证状态:Not Qualified
子类别:PLL or Frequency Synthesis Circuits标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
Base Number Matches:1

8432DYI-101T 数据手册

 浏览型号8432DYI-101T的Datasheet PDF文件第2页浏览型号8432DYI-101T的Datasheet PDF文件第3页浏览型号8432DYI-101T的Datasheet PDF文件第4页浏览型号8432DYI-101T的Datasheet PDF文件第5页浏览型号8432DYI-101T的Datasheet PDF文件第6页浏览型号8432DYI-101T的Datasheet PDF文件第7页 
700MHZ, DIFFERENTIAL-TO-3.3V LVPECL  
FREQUENCY SYNTHESIZER  
ICS8432I-101  
GENERAL DESCRIPTION  
FEATURES  
The ICS8432I-101 is a general purpose, dual out-  
Dual differential 3.3V LVPECL outputs  
ICS  
HiPerClockS™  
put Differential-to-3.3V LVPECL high frequency  
Selectable CLK, nCLK or LVCMOS/LVTTL TEST_CLK  
synthesizer and a member of the HiPerClockS™  
family of High Performance Clock Solutions from  
IDT. The ICS8432I-101 has a selectable  
TEST_CLK can accept the following input levels:  
LVCMOS or LVTTL  
TEST_CLK or CLK, nCLK inputs. The TEST_CLK input accepts  
LVCMOS or LVTTL input levels and translates them to 3.3V  
LVPECL levels. The CLK, nCLK pair can accept most standard  
differential input levels. The VCO operates at a frequency  
range of 250MHz to 700MHz. The VCO frequency is pro-  
grammed in steps equal to the value of the input differential  
or single ended reference frequency. The VCO and output  
frequency can be programmed using the serial or parallel  
interfaces to the configuration logic. The low phase noise  
characteristics of the ICS8432I-101 makes it an ideal clock  
source for Gigabit Ethernet and SONET applications.  
CLK, nCLK pair can accept the following differential  
input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL  
CLK, nCLK or TEST_CLK maximum input frequency: 40MHz  
Output frequency range: 25MHz to 700MHz  
VCO range: 250MHz to 700MHz  
Accepts any single-ended input signal on CLK input with  
resistor bias on nCLK input  
Parallel interface for programming counter and output  
dividers  
RMS period jitter: 5ps (maximum)  
Cycle-to-cycle jitter: 25ps (maximum)  
3.3V supply voltage  
-40°C to 85°C ambient operating temperature  
Available in both standard (RoHS 5) and lead-free (RoHS 6)  
packages  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
VCO_SEL  
CLK_SEL  
TEST_CLK  
0
32 31 30 29 28 27 26 25  
CLK  
nCLK  
1
M5  
M6  
M7  
M8  
N0  
N1  
nc  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
CLK  
TEST_CLK  
CLK_SEL  
VCCA  
ICS8432I-101  
S_LOAD  
S_DATA  
S_CLOCK  
MR  
PLL  
PHASE DETECTOR  
MR  
0
VEE  
÷1  
÷2  
÷4  
÷8  
VCO  
FOUT0  
nFOUT0  
FOUT1  
nFOUT1  
9
10 11 12 13 14 15 16  
÷ M  
1
S_LOAD  
S_DATA  
S_CLOCK  
nP_LOAD  
CONFIGURATION  
INTERFACE  
LOGIC  
TEST  
32-Lead LQFP  
7mm x 7mm x 1.4mm package body  
M0:M8  
N0:N1  
Y Package  
Top View  
IDT/ ICS700MHZ, 3.3V LVPECL FREQUENCY SYNTHESIZER  
1
ICS8432DYI-101 REV. C APRIL 10, 2007  

与8432DYI-101T相关器件

型号 品牌 获取价格 描述 数据表
8433-0-15-01-03-14-04-0 MILL-MAX

获取价格

PCB Terminal
8433-0-15-15-03-27-04-0 MILL-MAX

获取价格

PCB Terminal, ROHS COMPLIANT
8433-0-15-80-03-01-04-0 MILL-MAX

获取价格

PCB Terminal
8433-0-15-80-03-27-04-0 MILL-MAX

获取价格

PCB Terminal, ROHS COMPLIANT
8433-0-15-80-03-80-04-0 MILL-MAX

获取价格

PCB Terminal, ROHS COMPLIANT
843301BGI-108 IDT

获取价格

FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V, 2.5V LVPECL 75M
843301BGI-108LF IDT

获取价格

FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V, 2.5V LVPECL 75M
843301BGI-108LFT IDT

获取价格

FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V, 2.5V LVPECL 75M
843301BGI-108T IDT

获取价格

FEMTOCLOCKS⑩ CRYSTAL-TO-3.3V, 2.5V LVPECL 75M
84330AY-03LF IDT

获取价格

Clock Generator, PQFP32