5秒后页面跳转
8430AY-71 PDF预览

8430AY-71

更新时间: 2024-01-02 03:23:06
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
16页 210K
描述
Clock Generator, PQFP32

8430AY-71 技术参数

是否Rohs认证: 不符合生命周期:Active
Reach Compliance Code:not_compliant风险等级:5.88
JESD-30 代码:S-PQFP-G32JESD-609代码:e0
湿度敏感等级:3端子数量:32
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP32,.35SQ,32封装形状:SQUARE
封装形式:FLATPACK电源:3.3 V
认证状态:Not Qualified子类别:Clock Generators
标称供电电压:3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUADBase Number Matches:1

8430AY-71 数据手册

 浏览型号8430AY-71的Datasheet PDF文件第9页浏览型号8430AY-71的Datasheet PDF文件第10页浏览型号8430AY-71的Datasheet PDF文件第11页浏览型号8430AY-71的Datasheet PDF文件第13页浏览型号8430AY-71的Datasheet PDF文件第14页浏览型号8430AY-71的Datasheet PDF文件第15页 
ICS8430-71  
Integrated  
Circuit  
Systems, Inc.  
700MH  
Z, LOW  
J
ITTER, CRYSTAL  
I
NTERFACE  
/
LVCMOS-TO-3.3V LVPECL FREQUENCY  
SYNTHESIZER  
3. Calculations and Equations.  
The purpose of this section is to derive the power dissipated into the load.  
LVPECL output driver circuit and termination are shown in Figure 6.  
VCCO  
Q1  
VOUT  
R L  
50  
VCCO - 2V  
FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION  
To calculate worst case power dissipation into the load, use the following equations which assume a 50load, and a termination  
voltage ofV - 2V.  
CCO  
For logic high, VOUT = V  
= V  
– 0.9V  
OH_MAX  
CCO_MAX  
)
= 0.9V  
OH_MAX  
(V  
- V  
CCO_MAX  
For logic low, VOUT = V  
= V  
– 1.7V  
OL_MAX  
CCO_MAX  
)
= 1.7V  
OL_MAX  
(V  
- V  
CCO_MAX  
Pd_H is power dissipation when the output drives high.  
Pd_L is the power dissipation when the output drives low.  
))  
Pd_H = [(V  
– (V  
- 2V))/R ] * (V  
- V  
) = [(2V - (V  
- V  
/R ] * (V  
- V ) =  
OH_MAX  
OH_MAX  
CCO_MAX  
CCO_MAX  
OH_MAX  
CCO_MAX  
OH_MAX  
CCO_MAX  
L
L
[(2V - 0.9V)/50] * 0.9V = 19.8mW  
))  
Pd_L = [(V  
– (V  
- 2V))/R ] * (V  
- V  
) = [(2V - (V  
- V  
/R ] * (V  
- V  
) =  
OL_MAX  
CCO_MAX  
CCO_MAX  
OL_MAX  
CCO_MAX  
OL_MAX  
CCO_MAX  
OL_MAX  
L
L
[(2V - 1.7V)/50] * 1.7V = 10.2mW  
Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW  
8430AY-71  
www.icst.com/products/hiperclocks.html  
REV. B JANUARY 27, 2005  
12  

与8430AY-71相关器件

型号 品牌 获取价格 描述 数据表
8430AY-71T IDT

获取价格

Clock Generator, PQFP32
8430AYI-61 IDT

获取价格

Clock Generator, 500MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBA, LQFP-32
8430AYI-61LF IDT

获取价格

LVPECL Frequeny Synthesizer
8430AYI-61LFT IDT

获取价格

LVPECL Frequeny Synthesizer
8430AYI-61T IDT

获取价格

Clock Generator, 500MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBA, LQFP-32
8430AYI-71 IDT

获取价格

Clock Generator, PQFP32
8430AYI-71LF IDT

获取价格

Clock Generator, PQFP32
8430AYI-71LFT IDT

获取价格

Clock Generator, PQFP32
8430BY-71 IDT

获取价格

Clock Generator, 700MHz, CMOS, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32
8430BY-71T IDT

获取价格

Clock Generator, 700MHz, CMOS, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, MS-026, LQFP-32