8302502SA

更新时间： 2024-11-20 11:50:35

品牌	Logo	应用领域
德州仪器 - TI		计数器输出元件
页数	文件大小	规格书
20页	608K
描述
SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

8302502SA 数据手册

SN54ALS569A, SN74ALS568A, SN74ALS569A

SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

WITH 3-STATE OUTPUTS

SDAS229A – APRIL 1982 – REVISED JANUARY 1995

SN54ALS569A . . . J PACKAGE

SN74ALS568A, SN74ALS569A . . . DW OR N PACKAGE

(TOP VIEW)

• 3-State Q Outputs Drive Bus Lines Directly

• Counter Operation Independent of 3-State

Output

• Fully Synchronous Clear, Count, and Load

• Asynchronous Clear Is Also Provided

• Fully Cascadable

• Package Options Include Plastic

Small-Outline (DW) Packages, Ceramic

Chip Carriers (FK), and Standard Plastic (N)

and Ceramic (J) 300-mil DIPs

U/D

CLK

RCO

CCO

ENP

ACLR

SCLR

GND

12 ENT

description

LOAD

The SN74ALS568A decade counter and

′ALS569A binary counters are programmable,

count up or down, and offer both synchronous and

asynchronous clearing. All synchronous functions

are executed on the positive-going edge of the

clock (CLK) input.

SN54ALS569A . . . FK PACKAGE

(TOP VIEW)

The clear function is initiated by applying a low

level to either asynchronous clear (ACLR) or

synchronousclear(SCLR). Asynchronous(direct)

clearing overrides all other functions of the device,

while synchronous clearing overrides only the

other synchronous functions. Data is loaded from

the A, B, C, and D inputs by holding load (LOAD)

low during a positive-going clock transition. The

counting function is enabled only when enable P

(ENP) and enable T (ENT) are low and ACLR,

SCLR, and LOAD are high. The up/down (U/D)

input controls the direction of the count. These

counters count up when U/D is high and count

down when U/D is low.

20 19

CCO

ENP

ACLR

9 10 11 12 13

A high level at the output-enable (OE) input forces the Q outputs into the high-impedance state, and a low level

enables those outputs. Counting is independent of OE. ENT is fed forward to enable the ripple-carry output

(RCO) to produce a low-level pulse while the count is zero (all Q outputs low) when counting down or maximum

(9 or 15) when counting up. The clocked carry output (CCO) produces a low-level pulse for a duration equal to

that of the low level of the clock when RCO is low and the counter is enabled (both ENP and ENT are low);

otherwise, CCO is high. CCO does not have the glitches commonly associated with a ripple-carry output.

Cascading is normally accomplished by connecting RCO or CCO of the first counter to ENT of the next counter.

However, for very high-speed counting, RCO should be used for cascading since CCO does not become active

until the clock returns to the low level.

The SN54ALS569A is characterized for operation over the full military temperature range of –55°C to 125°C.

The SN74ALS568A and SN74ALS569A are characterized for operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...20

中文翻译

下载PDF

与8302502SA相关器件

型号	品牌	获取价格	描述	数据表
8302502SX	ETC	获取价格	Synchronous Up/Down Counter
83026AIL	ICSI	获取价格	LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
83026AMI	ICSI	获取价格	LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVCMOS/LVTTL FANOUT BUFFER
83026AMILF	IDT	获取价格	Differential-to-LVCMOS/LVTTL Fanout
83026AMILFT	IDT	获取价格	Differential-to-LVCMOS/LVTTL Fanout
83026BGI-01	IDT	获取价格	Low Skew Clock Driver, 83026 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, 4.40 X
83026BGI-01LF	IDT	获取价格	Differential-to-LVCMOS/LVTTL Fanout Buffer
83026BGI-01LFT	IDT	获取价格	Differential-to-LVCMOS/LVTTL Fanout Buffer
83026BGI-01T	IDT	获取价格	Low Skew Clock Driver, 83026 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, 4.40 X
83026BMI-01	IDT	获取价格	Low Skew Clock Driver, 83026 Series, 2 True Output(s), 0 Inverted Output(s), PDSO8, 3.80 X

与8302502SA相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

24
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

16
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

48
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

8302502SA

8302502SA 数据手册

与8302502SA相关器件

与8302502SA相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

8302502SA

8302502SA 数据手册

与8302502SA相关器件

与8302502SA相关文章

您还可以找

您在本页遇到什么问题？