5秒后页面跳转
74VHCT595D PDF预览

74VHCT595D

更新时间: 2024-11-06 12:55:47
品牌 Logo 应用领域
恩智浦 - NXP 移位寄存器触发器逻辑集成电路光电二极管
页数 文件大小 规格书
22页 246K
描述
8-bit serial-in/serial-out or parallel-out shift register with output latches

74VHCT595D 数据手册

 浏览型号74VHCT595D的Datasheet PDF文件第2页浏览型号74VHCT595D的Datasheet PDF文件第3页浏览型号74VHCT595D的Datasheet PDF文件第4页浏览型号74VHCT595D的Datasheet PDF文件第5页浏览型号74VHCT595D的Datasheet PDF文件第6页浏览型号74VHCT595D的Datasheet PDF文件第7页 
74VHC595; 74VHCT595  
8-bit serial-in/serial-out or parallel-out shift register with  
output latches  
Rev. 2 — 4 July 2012  
Product data sheet  
1. General description  
The 74VHC595; 74VHCT595 are high-speed Si-gate CMOS devices and are pin  
compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with  
JEDEC standard No. 7A.  
The 74VHC595; 74VHCT595 are 8-stage serial shift registers with a storage register and  
3-state outputs. The shift registers have separate clocks.  
Data is shifted on the positive-going transitions of the shift register clock input (SHCP).  
The data in each register is transferred to the storage register on a positive-going  
transition of the storage register clock input (STCP). If both clocks are connected together,  
the shift register will always be one clock pulse ahead of the storage register.  
The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading.  
It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The  
storage register has 8 parallel 3-state bus driver outputs. Data in the storage register  
appears at the output whenever the output enable input (OE) is LOW.  
2. Features and benefits  
Balanced propagation delays  
All inputs have Schmitt-trigger action  
Inputs accept voltages higher than VCC  
Input levels:  
The 74VHC595 operates with CMOS input level  
The 74VHCT595 operates with TTL input level  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Multiple package options  
Specified from 40 C to +85 C and from 40 C to +125 C  
3. Applications  
Serial-to-parallel data conversion  
Remote control holding register  

与74VHCT595D相关器件

型号 品牌 获取价格 描述 数据表
74VHCT595D,118 NXP

获取价格

74VHC595; 74VHCT595 - 8-bit serial-in_serial-out or parallel-out shift register SOP 16-Pin
74VHCT595D-Q100 NXP

获取价格

IC AHCT/VHCT/VT SERIES, 8-BIT RIGHT SERIAL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO
74VHCT595D-Q100 NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latches
74VHCT595D-Q100J NXP

获取价格

74VHC(T)595-Q100 - 8-bit serial-in/serial-out or parallel-out shift register with output l
74VHCT595PW NXP

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latches
74VHCT595PW NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latchesProduction
74VHCT595PW,118 NXP

获取价格

74VHC595; 74VHCT595 - 8-bit serial-in_serial-out or parallel-out shift register TSSOP 16-P
74VHCT595PW-Q100 NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latches
74VHCT595PW-Q100J NXP

获取价格

74VHC(T)595-Q100 - 8-bit serial-in/serial-out or parallel-out shift register with output l
74VHCT595-Q100 NEXPERIA

获取价格

8-bit serial-in/serial-out or parallel-out shift register with output latches