74VHCT138A

更新时间： 2024-11-23 22:56:23

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		解码器解复用器
页数	文件大小	规格书
6页	72K
描述
3-to-8 Decoder/Demultiplexer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74VHCT138A 数据手册

June 1997

Revised April 1999

74VHCT138A

3-to-8 Decoder/Demultiplexer

ply voltage and to the output pins with V_CC= 0V. These cir-

General Description

cuits prevent device destruction due to mismatched supply

and input/output voltages. This device can be used to inter-

face 3V to 5V systems and two supply systems such as

battery backup.

The VHCT138A is an advanced high speed CMOS 3-to-8

DECODER fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent

Bipolar Schottky TTL while maintaining the CMOS low

power dissipation.

Features

■ High Speed: t_PD= 7.6 ns (typ) at V_CC= 5V

When the device is enabled, 3 Binary Select inputs (A₀, A₁

and A₂) determine which one of the outputs (O₀–O₇) will go

LOW. When enable input E₃is held LOW or either E₁or E₂

■ Low power dissipation: I_CC= 4 µA (max.) at T_A= 25°C

is held HIGH, decoding function is inhibited and all outputs

go HIGH. E₃, E₁and E₂inputs are provided to ease cas-

■ Power down protection is provided on all inputs and

outputs

cade connection and for use as an address decoder for

memory systems. Protection circuits ensure that 0V to 7V

can be applied to the input pins without regard to the sup-

■ Pin and function compatible with 74HCT138

Ordering Code:

Order Number

74VHCT138AM

74VHCT138ASJ

74VHCT138AMTC

74VHCT138AN

Package Number

M16A

Package Description

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

M16D

MTC16

N16E

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Logic Symbols

Connection Diagram

IEEE/IEC

Pin Descriptions

Pin Names

A₀–A₂

E₁–E₂

E₃

Description

Address Inputs

Enable Inputs

Enable Input

Outputs

O₀–O₇

DS500014.prf

www.fairchildsemi.com

12 3 4 5 6

中文翻译

下载PDF

与74VHCT138A相关器件

型号	品牌	获取价格	描述	数据表
74VHCT138A_04	FAIRCHILD	获取价格	3 TO 8 LINE DECODER (INVERTING)
74VHCT138A_07	FAIRCHILD	获取价格	3-to-8 Decoder/Demultiplexer
74VHCT138AFT	TOSHIBA	获取价格	CMOS Logic ICs - 74VHC Series
74VHCT138AM	STMICROELECTRONICS	获取价格	3 TO 8 LINE DECODER INVERTING
74VHCT138AM	FAIRCHILD	获取价格	3-to-8 Decoder/Demultiplexer
74VHCT138AMTC	FAIRCHILD	获取价格	3-to-8 Decoder/Demultiplexer
74VHCT138AMTC	ONSEMI	获取价格	3-8 解码器/信号分离器
74VHCT138AMTCX	FAIRCHILD	获取价格	3-To-8-Line Demultiplexer
74VHCT138AMTCX	ONSEMI	获取价格	3-8 解码器/信号分离器
74VHCT138AMTCX_NL	FAIRCHILD	获取价格	Decoder/Driver, AHCT/VHCT Series, Inverted Output, CMOS, PDSO16, 4.40 MM, MO-153AB, TSSOP-