5秒后页面跳转
74VHCT138ATTR PDF预览

74VHCT138ATTR

更新时间: 2024-11-11 22:39:19
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 解码器驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 67K
描述
3 TO 8 LINE DECODER INVERTING

74VHCT138ATTR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP-16针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:16 weeks
风险等级:5.14Is Samacsys:N
系列:AHCT/VHCT输入调节:STANDARD
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER最大I(ol):0.008 A
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:5 VProp。Delay @ Nom-Sup:13 ns
传播延迟(tpd):13 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Decoder/Drivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:4.4 mm
Base Number Matches:1

74VHCT138ATTR 数据手册

 浏览型号74VHCT138ATTR的Datasheet PDF文件第2页浏览型号74VHCT138ATTR的Datasheet PDF文件第3页浏览型号74VHCT138ATTR的Datasheet PDF文件第4页浏览型号74VHCT138ATTR的Datasheet PDF文件第5页浏览型号74VHCT138ATTR的Datasheet PDF文件第6页浏览型号74VHCT138ATTR的Datasheet PDF文件第7页 
74VHCT138A  
3 TO 8 LINE DECODER (INVERTING)  
PRELIMINARY DATA  
HIGH SPEED:tPD =7.6ns (TYP.) atVCC = 5V  
LOW POWER DISSIPATION:  
ICC =4 µA (MAX.) at TA =25 oC  
COMPATIBLEWITH TTL OUTPUTS:  
VIH =2V (MIN), VIL = 0.8V(MAX)  
POWERDOWN PROTECTIONON INPUTS&  
OUTPUTS  
SYMMETRICAL OUTPUT IMPEDANCE:  
|IOH| = IOL = 8 mA (MIN)  
BALANCEDPROPAGATIONDELAYS:  
tPLH tPHL  
SOP  
TSSOP  
ORDER CODES  
TUBE  
PACKAGE  
SOP  
T & R  
74VHCT138AM 74VHCT138AMTR  
74VHCT138ATTR  
TSSOP  
OPERATING VOLTAGERANGE:  
VCC (OPR)= 4.5V to 5.5V  
PIN AND FUNCTION COMPATIBLEWITH  
74 SERIES138  
G2A or G2B is held high, the decoding function is  
inhibited and all the 8 outputsgo to high.  
Three enable inputs are provided to ease  
cascade connection and application of address  
decodersfor memory systems.  
Power down protection is provided on all inputs  
and outputs and 0 to 7V can be accepted on  
inputs with no regard to the supply voltage. This  
device can be used to interface 5V to 3V.  
All inputs and outputs are equipped with  
protection circuits against static discharge, giving  
them 2KV ESD immunity and transient excess  
voltage.  
IMPROVED LATCH-UP IMMUNITY  
LOWNOISE:VOLP = 0.8V(Max.)  
DESCRIPTION  
The 74VHCT138A is an advanced high-speed  
CMOS 3 TO 8 LINE DECODER (INVERTING)  
fabricated with sub-micron silicon gate and  
double-layermetal wiring C2MOS technology.  
If the device is enabled, 3 binary select inputs (A,  
B and C) determine which one of the outputs will  
go low. If enable input G1 is held low or either  
PIN CONNECTION AND IEC LOGIC SYMBOLS  
1/8  
March 2000  

与74VHCT138ATTR相关器件

型号 品牌 获取价格 描述 数据表
74VHCT138M ETC

获取价格

3-To-8-Line Demultiplexer
74VHCT138MSC ETC

获取价格

3-To-8-Line Demultiplexer
74VHCT138MSCX ETC

获取价格

3-To-8-Line Demultiplexer
74VHCT138MX ETC

获取价格

3-To-8-Line Demultiplexer
74VHCT138SJ ETC

获取价格

3-To-8-Line Demultiplexer
74VHCT138SJX ETC

获取价格

3-To-8-Line Demultiplexer
74VHCT139A STMICROELECTRONICS

获取价格

DUAL 2 TO 4 DECODER/DEMULTIPLEXER
74VHCT139A_04 STMICROELECTRONICS

获取价格

DUAL 2 TO 4 DECODER/DEMULTIPLEXER
74VHCT139AM STMICROELECTRONICS

获取价格

DUAL 2 TO 4 DECODER/DEMULTIPLEXER
74VHCT139AMTR STMICROELECTRONICS

获取价格

DUAL 2 TO 4 DECODER/DEMULTIPLEXER