5秒后页面跳转
74LVX273MX PDF预览

74LVX273MX

更新时间: 2024-01-03 03:09:06
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
6页 80K
描述
Low Voltage Octal D-Type Flip-Flop, 20LD, SOIC, JEDEC MS013, .300", WIDE BODY, 1000/TAPE REEL

74LVX273MX 技术参数

生命周期:Transferred包装说明:SOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.65Is Samacsys:N
其他特性:INPUTS CAN BE DRIVEN BY 3V OR 5V COMPONENTS系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-G20长度:12.8 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
位数:8功能数量:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
传播延迟(tpd):24 ns认证状态:Not Qualified
座面最大高度:2.65 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:7.5 mm
最小 fmax:80 MHzBase Number Matches:1

74LVX273MX 数据手册

 浏览型号74LVX273MX的Datasheet PDF文件第2页浏览型号74LVX273MX的Datasheet PDF文件第3页浏览型号74LVX273MX的Datasheet PDF文件第4页浏览型号74LVX273MX的Datasheet PDF文件第5页浏览型号74LVX273MX的Datasheet PDF文件第6页 
June 1993  
Revised March 1999  
74LVX273  
Low Voltage Octal D-Type Flip-Flop  
device is useful for applications where the true output only  
is required and the Clock and Master Reset are common to  
all storage elements. The inputs tolerate up to 7V allowing  
interface of 5V systems to 3V systems.  
General Description  
The LVX273 has eight edge-triggered D-type flip-flops with  
individual D inputs and Q outputs. The common buffered  
Clock (CP) and Master Reset (MR) input load and reset  
(clear) all flip-flops simultaneously.  
Features  
Input voltage translation from 5V to 3V  
The register is fully edge-triggered. The state of each D  
input, one setup time before the LOW-to-HIGH clock transi-  
tion, is transferred to the corresponding flip-flop’s Q output.  
Ideal for low power/low noise 3.3V applications  
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
All outputs will be forced LOW independently of Clock or  
Data inputs by a LOW voltage level on the MR input. The  
Ordering Code:  
Order Number Package Number  
Package Description  
74LVX273M  
M20B  
M20D  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
74LVX273SJ  
74LVX273MTC  
MTC20  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
Devices also available in Tape and Reel. Specify by appending letter suffix “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
Pin Descriptions  
Pin Names  
Description  
Data Inputs  
Master Reset  
D0–D7  
MR  
CP  
Clock Pulse Input  
Data Outputs  
Q0–Q7  
© 1999 Fairchild Semiconductor Corporation  
DS011614.prf  
www.fairchildsemi.com  

74LVX273MX 替代型号

型号 品牌 替代类型 描述 数据表
74LVX273MTCX FAIRCHILD

完全替代

D Flip-Flop, LV/LV-A/LVX/H Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CM
74LVX273M FAIRCHILD

类似代替

Low Voltage Octal D-Type Flip-Flop
SN74LV273ADW TI

功能相似

OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

与74LVX273MX相关器件

型号 品牌 获取价格 描述 数据表
74LVX273MX_NL FAIRCHILD

获取价格

D Flip-Flop, LV/LV-A/LVX/H Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CM
74LVX273SJ FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop
74LVX273SJ TI

获取价格

LV/LV-A/LVX/H SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, EIAJ TYPE2
74LVX273SJX FAIRCHILD

获取价格

D Flip-Flop, LV/LV-A/LVX/H Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CM
74LVX273T ETC

获取价格

Octal D-Type Flip-Flop
74LVX273TTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP WITH CLEAR (5V TOLERANT INPUTS)
74LVX27M STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS TRIPLE 3 INPUT NOR GATE WITH 5V TOLERANT INPUTS
74LVX27MTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS TRIPLE 3 INPUT NOR GATE WITH 5V TOLERANT INPUTS
74LVX27T ETC

获取价格

Triple 3-input NOR Gate
74LVX27TTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS TRIPLE 3 INPUT NOR GATE WITH 5V TOLERANT INPUTS