5秒后页面跳转
74LVT573BQ PDF预览

74LVT573BQ

更新时间: 2023-09-03 20:28:31
品牌 Logo 应用领域
安世 - NEXPERIA 驱动信息通信管理逻辑集成电路
页数 文件大小 规格书
15页 259K
描述
3.3 V octal D-type transparent latch; 3-stateProduction

74LVT573BQ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:QFN
包装说明:2.50 X 4.50 MM, 0.85 MM HEIGHT, MO-241, SOT764-1, PLASTIC, DHVQFN-20针数:20
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.36Is Samacsys:N
其他特性:BROADSIDE VERSION OF 373系列:LVT
JESD-30 代码:R-PQCC-N20JESD-609代码:e4
长度:4.5 mm逻辑集成电路类型:BUS DRIVER
最大I(ol):0.064 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC20,.1X.18,20封装形状:RECTANGULAR
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:4.3 ns传播延迟(tpd):5.2 ns
认证状态:Not Qualified座面最大高度:1 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:NICKEL PALLADIUM GOLD
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:2.5 mmBase Number Matches:1

74LVT573BQ 数据手册

 浏览型号74LVT573BQ的Datasheet PDF文件第2页浏览型号74LVT573BQ的Datasheet PDF文件第3页浏览型号74LVT573BQ的Datasheet PDF文件第4页浏览型号74LVT573BQ的Datasheet PDF文件第5页浏览型号74LVT573BQ的Datasheet PDF文件第6页浏览型号74LVT573BQ的Datasheet PDF文件第7页 
74LVT573  
3.3 V octal D-type transparent latch; 3-state  
Rev. 9 — 30 July 2021  
Product data sheet  
1. General description  
The 74LVT573 is an 8-bit D-type transparent latch with 3-state outputs. The device features latch  
enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches.  
In this condition the latches are transparent, a latch output will change each time its corresponding  
D-input changes. When LE is LOW the latches store the information that was present at the inputs  
a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to  
assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the  
latches. Bus hold data inputs eliminate the need for external pull-up resistors to define unused  
inputs  
2. Features and benefits  
Wide supply voltage range from 2.7 to 3.6 V  
Inputs and outputs arranged for easy interfacing to microprocessors  
3-state outputs for bus interfacing  
Common output enable control  
Overvoltage tolerant inputs to 5.5 V  
BiCMOS high speed and output drive  
Direct interface with TTL levels  
Input and output interface capability to systems at 5 V supply  
Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs  
Live insertion and extraction permitted  
No bus current loading when output is tied to 5 V bus  
Power-up reset  
Power-up 3-state  
IOFF circuitry provides partial Power-down mode operation  
Latch-up performance exceeds 500 mA per JESD 78 Class II Level B  
Complies with JEDEC standard JESD8C (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114E exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
Specified from -40 °C to +85 °C  
 
 

与74LVT573BQ相关器件

型号 品牌 获取价格 描述 数据表
74LVT573D NXP

获取价格

3.3V Octal D-type transparent latch 3-State
74LVT573D NEXPERIA

获取价格

3.3 V octal D-type transparent latch; 3-stateProduction
74LVT573DB NXP

获取价格

3.3V Octal D-type transparent latch 3-State
74LVT573DB,118 NXP

获取价格

74LVT573 - 3.3 V octal D-type transparent latch; 3-state SSOP2 20-Pin
74LVT573DB-T ETC

获取价格

8-Bit D-Type Latch
74LVT573D-T ETC

获取价格

8-Bit D-Type Latch
74LVT573MSA FAIRCHILD

获取价格

Low Voltage Octal Transparent Latch with 3-STATE Outputs
74LVT573MSA ROCHESTER

获取价格

LVT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, MO-150, SSOP-20
74LVT573MSAX FAIRCHILD

获取价格

Low Voltage Octal Transparent Latch with 3-STATE Outputs
74LVT573MSAX ROCHESTER

获取价格

LVT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 5.30 MM, MO-150, SSOP-20