5秒后页面跳转
74LVT2952PW-Q100J PDF预览

74LVT2952PW-Q100J

更新时间: 2024-11-06 15:26:39
品牌 Logo 应用领域
恩智浦 - NXP 信息通信管理光电二极管逻辑集成电路触发器
页数 文件大小 规格书
16页 484K
描述
74LVT2952-Q100 - 3.3 V Octal registered transceiver; 3-State TSSOP2 24-Pin

74LVT2952PW-Q100J 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP2包装说明:TSSOP, TSSOP24,.25
针数:24Reach Compliance Code:compliant
风险等级:5.84控制类型:INDEPENDENT CONTROL
计数方向:BIDIRECTIONAL系列:LVT
JESD-30 代码:R-PDSO-G24长度:7.8 mm
逻辑集成电路类型:REGISTERED BUS TRANSCEIVER最大I(ol):0.064 A
位数:8功能数量:1
端口数量:2端子数量:24
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP24,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
电源:3.3 VProp。Delay @ Nom-Sup:6.1 ns
传播延迟(tpd):6.9 ns认证状态:Not Qualified
筛选级别:AEC-Q100座面最大高度:1.1 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:4.4 mm
Base Number Matches:1

74LVT2952PW-Q100J 数据手册

 浏览型号74LVT2952PW-Q100J的Datasheet PDF文件第2页浏览型号74LVT2952PW-Q100J的Datasheet PDF文件第3页浏览型号74LVT2952PW-Q100J的Datasheet PDF文件第4页浏览型号74LVT2952PW-Q100J的Datasheet PDF文件第5页浏览型号74LVT2952PW-Q100J的Datasheet PDF文件第6页浏览型号74LVT2952PW-Q100J的Datasheet PDF文件第7页 
74LVT2952-Q100  
3.3 V Octal registered transceiver; 3-State  
Rev. 1 — 23 September 2013  
Product data sheet  
1. General description  
The 74LVT2952-Q100 is a high-performance BiCMOS product designed for VCC  
operation at 3.3 V.  
This device combines low static and dynamic power dissipation with high speed and high  
output drive.  
The 74LVT2952-Q100 device is an 8-bit registered transceiver. Two 8-bit back-to-back  
registers store data flowing in both directions between two bidirectional buses.  
If the clock enable (CExx) is LOW, data applied to the inputs is entered and stored on the  
rising edge of the clock (CPxx). The data is then present at the 3-state output buffers, but  
is only accessible when the output enable (OExx)) is LOW. Data flow from An inputs to Bn  
outputs is the same as for Bn inputs to An outputs.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 3) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 3)  
Specified from 40 C to +85 C  
8-bit registered transceiver  
Independent registers for A and B buses  
Input and output interface capability to systems at 5 V supply  
TTL input and output switching levels  
Output capability: +64 mA/32 mA  
Latch-up protection exceeds 500 mA per JESD78 class II level A  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 )  
Bus-hold data inputs eliminate the need for external pull-up resistors for unused inputs  
Live insertion/extraction permitted  
Power-up reset  
Power-up 3-state  
No bus current loading when output is tied to 5 V bus  
 

与74LVT2952PW-Q100J相关器件

型号 品牌 获取价格 描述 数据表
74LVT2952PW-T ETC

获取价格

Single 8-bit Bus Transceiver
74LVT2952WM TI

获取价格

LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, 0.300 INCH, PLASTIC, SOIC-2
74LVT2952WMX TI

获取价格

LVT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, 0.300 INCH, PLASTIC, SOIC-2
74LVT32 NXP

获取价格

3.3V Quad 2-input OR gate
74LVT322245 FAIRCHILD

获取价格

Low Voltage 32-Bit Transceiver with 3-STATE O
74LVT322245G FAIRCHILD

获取价格

Low Voltage 32-Bit Transceiver with 3-STATE O
74LVT322245GX FAIRCHILD

获取价格

暂无描述
74LVT322373 FAIRCHILD

获取价格

Low Voltage 32-Bit Transparent Latch with 3-S
74LVT322373G FAIRCHILD

获取价格

Low Voltage 32-Bit Transparent Latch with 3-S
74LVT322373GX FAIRCHILD

获取价格

LATCH|QUAD|8-BIT|LVT/ALVT-BICMOS|BGA|96PIN|PLASTIC