5秒后页面跳转
74LVT162374DGG PDF预览

74LVT162374DGG

更新时间: 2024-11-07 11:14:31
品牌 Logo 应用领域
安世 - NEXPERIA 驱动信息通信管理光电二极管逻辑集成电路触发器
页数 文件大小 规格书
12页 209K
描述
3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ohm termination resistors; 3-stateProduction

74LVT162374DGG 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.64
系列:LVTJESD-30 代码:R-PDSO-G48
JESD-609代码:e4长度:12.5 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:8功能数量:2
端口数量:2端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE WITH SERIES RESISTOR输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):6.2 ns
座面最大高度:1.2 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:6.1 mmBase Number Matches:1

74LVT162374DGG 数据手册

 浏览型号74LVT162374DGG的Datasheet PDF文件第2页浏览型号74LVT162374DGG的Datasheet PDF文件第3页浏览型号74LVT162374DGG的Datasheet PDF文件第4页浏览型号74LVT162374DGG的Datasheet PDF文件第5页浏览型号74LVT162374DGG的Datasheet PDF文件第6页浏览型号74LVT162374DGG的Datasheet PDF文件第7页 
74LVT162374  
3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω  
termination resistors; 3-state  
Rev. 4 — 1 October 2018  
Product data sheet  
1. General description  
The 74LVT162374 is a high performance BiCMOS product designed for VCC operation at 3.3 V.  
The 74LVT162374 is designed with 30 Ω series resistance in both the HIGH and LOW states of  
the output. This design reduces line noise in applications such as memory address drivers, clock  
drivers, and bus receivers/transmitters.  
This device is a 16-bit edge-triggered D-type flip-flop featuring non-inverting 3-state outputs. The  
device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the  
clock (CP), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.  
2. Features and benefits  
16-bit edge-triggered flip-flop  
3-state buffers  
Output capability: +12 mA and −12 mA  
TTL input and output switching levels  
Input and output interface capability to systems at 5 V supply  
Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs  
Live insertion and extraction permitted  
Outputs include series resistance of 30 Ω making external resistors unnecessary  
Power-up reset  
Power-up 3-state  
No bus current loading when output is tied to 5 V bus  
Latch-up protection:  
JESD78B Class II exceeds 500 mA  
ESD protection:  
HBM: JESD22-A114F exceeds 2000 V  
MM: JESD22-A115-A exceeds 200 V  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVT162374DGG -40 °C to +85 °C  
TSSOP48  
plastic thin shrink small outline package;  
48 leads; body width 6.1 mm  
SOT362-1  
 
 
 

与74LVT162374DGG相关器件

型号 品牌 获取价格 描述 数据表
74LVT162374DGG,112 NXP

获取价格

74LVT162374 - 3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ohm termination resisto
74LVT162374DGG,118 NXP

获取价格

74LVT162374 - 3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ohm termination resisto
74LVT162374DGG,512 NXP

获取价格

74LVT162374 - 3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ohm termination resisto
74LVT162374DL NXP

获取价格

3.3V LVT 16-bit edge-triggered D-type flip-flop with 30 ohm termination resistors 3-State
74LVT162374DL,112 NXP

获取价格

74LVT162374 - 3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ohm termination resisto
74LVT162374DL-T NXP

获取价格

IC LVT SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 7.50 MM, PLASTIC, MO-118, SOT-370-1
74LVT16240 FAIRCHILD

获取价格

Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs
74LVT16240A NXP

获取价格

3.3V LVT 16-bit inverting buffer/driver 3-State
74LVT16240A-1DGG NXP

获取价格

IC LVT SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, Bus Driver/Transceiver
74LVT16240A-1DG-T NXP

获取价格

IC LVT SERIES, QUAD 4-BIT DRIVER, INVERTED OUTPUT, PDSO48, PLASTIC, TSSOP2-48, Bus Driver/