Datasheet > 74LVC8T245PW.118

74LVC8T245PW.118

更新时间： 2024-09-15 02:50:55

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
28页	200K
描述
8-bit dual supply translating transceiver; 3-state

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LVC8T245PW.118 数据手册

74LVC8T245; 74LVCH8T245

8-bit dual supply translating transceiver; 3-state

Rev. 3 — 12 December 2011

Product data sheet

1. General description

The 74LVC8T245; 74LVCH8T245 are 8-bit dual supply translating transceivers with

3-state outputs that enable bidirectional level translation. They feature two data

input-output ports (pins An and Bn), a direction control input (DIR), an output enable input

(OE) and dual supply pins (V_CC(A)and V_CC(B)). Both V_CC(A)and V_CC(B)can be supplied at

any voltage between 1.2 V and 5.5 V making the device suitable for translating between

any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins An, OE and

DIR are referenced to V_CC(A)and pins Bn are referenced to V_CC(B). A HIGH on DIR allows

transmission from An to Bn and a LOW on DIR allows transmission from Bn to An. The

output enable input (OE) can be used to disable the outputs so the buses are effectively

isolated.

The devices are fully specified for partial power-down applications using I_OFF. The I_OFF

circuitry disables the output, preventing any damaging backflow current through the

device when it is powered down. In suspend mode when either V_CC(A)or V_CC(B)are at

GND level, both A port and B port are in the high-impedance OFF-state.

Active bus hold circuitry in the 74LVCH8T245 holds unused or floating data inputs at a

valid logic level.

2. Features and benefits

 Wide supply voltage range:

 V_CC(A): 1.2 V to 5.5 V

 V_CC(B): 1.2 V to 5.5 V

 High noise immunity

 Complies with JEDEC standards:

 JESD8-7 (1.2 V to 1.95 V)

 JESD8-5 (1.8 V to 2.7 V)

 JESD8C (2.7 V to 3.6 V)

 JESD36 (4.5 V to 5.5 V)

 ESD protection:

 HBM JESD22-A114F Class 3A exceeds 4000 V

 MM JESD22-A115-B exceeds 200 V

 CDM JESD22-C101E exceeds 1000 V

 Maximum data rates:

 420 Mbps (3.3 V to 5.0 V translation)

 210 Mbps (translate to 3.3 V))

 140 Mbps (translate to 2.5 V)

 75 Mbps (translate to 1.8 V)

12 3 4 5 6 7...28

中文翻译

下载PDF

与74LVC8T245PW.118相关器件

型号	品牌	获取价格	描述	数据表
74LVC8T245PW-Q100	NEXPERIA	获取价格	8-bit dual supply translating transceiver; 3-state
74LVC8T245PW-Q100J	NXP	获取价格	74LVC(H)8T245-Q100 - 8-bit dual supply translating transceiver; 3-state TSSOP2 24-Pin
74LVC8T245-Q100	NEXPERIA	获取价格	8-bit dual supply translating transceiver; 3-state
74LVC8T245RHLRG4	TI	获取价格	8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUT
74LVC8T595	NEXPERIA	获取价格	Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state
74LVC8T595BQ	NEXPERIA	获取价格	Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state
74LVC8T595PW	NEXPERIA	获取价格	Dual supply 8-bit serial-in/serial-out or parallel-out shift register; 3-state
74LVCC3245ADBQRE4	TI	获取价格	OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS
74LVCC3245ADBQRG4	TI	获取价格	OCTAL BUS TRANSCEIVER WITH ADJUSTABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS
74LVCC3245ASOG	IDT	获取价格	SOIC-24, Tube

与74LVC8T245PW.118相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

80
AIC1781A 电池充电控制器深度解析
2024-09-03

70
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

100
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

117

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVC8T245PW.118

74LVC8T245PW.118 数据手册

与74LVC8T245PW.118相关器件

与74LVC8T245PW.118相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVC8T245PW.118

74LVC8T245PW.118 数据手册

与74LVC8T245PW.118相关器件

与74LVC8T245PW.118相关文章

您还可以找

您在本页遇到什么问题？