5秒后页面跳转
| 型号 | 品牌 | 获取价格 | 描述 | 数据表 |
| 74LVC74D-T | NXP |
获取价格 |
IC LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO1 |
|
| 74LVC74PW | NXP |
获取价格 |
IC LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO1 |
|
| 74LVC821A | NXP |
获取价格 |
10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State |
|
| 74LVC821A_1 | ETC |
获取价格 |
10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state |
|
| 74LVC821A_2 | ETC |
获取价格 |
10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state |
|
| 74LVC821A_3 | ETC |
获取价格 |
10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state |
|
| 74LVC821ABQ | NXP |
获取价格 |
10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state |
|
| 74LVC821ABQ,115 | NXP |
获取价格 |
74LVC821A - 10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigge |
|
| 74LVC821ABQ,118 | NXP |
获取价格 |
74LVC821A - 10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigge |
|
| 74LVC821AD | NXP |
获取价格 |
10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State |
|
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
工作时间：9:00-21:00
CEO邮箱：ceo@jiepei.com
投诉邮箱：tousu@jiepei.com
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
