5秒后页面跳转
74LVC821AD,118 PDF预览

74LVC821AD,118

更新时间: 2024-11-23 14:40:15
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路触发器
页数 文件大小 规格书
20页 115K
描述
74LVC821A - 10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state SOP 24-Pin

74LVC821AD,118 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOP包装说明:SOP, SOP24,.4
针数:24Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.3
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G24
JESD-609代码:e4长度:15.4 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大频率@ Nom-Sup:120000000 Hz最大I(ol):0.024 A
湿度敏感等级:1位数:10
功能数量:1端口数量:2
端子数量:24最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP24,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:9.5 ns
传播延迟(tpd):11 ns认证状态:Not Qualified
座面最大高度:2.65 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:7.5 mmBase Number Matches:1

74LVC821AD,118 数据手册

 浏览型号74LVC821AD,118的Datasheet PDF文件第2页浏览型号74LVC821AD,118的Datasheet PDF文件第3页浏览型号74LVC821AD,118的Datasheet PDF文件第4页浏览型号74LVC821AD,118的Datasheet PDF文件第5页浏览型号74LVC821AD,118的Datasheet PDF文件第6页浏览型号74LVC821AD,118的Datasheet PDF文件第7页 
74LVC821A  
10-bit D-type flip-flop with 5 V tolerant inputs/outputs;  
positive-edge trigger; 3-state  
Rev. 03 — 11 May 2004  
Product data sheet  
1. General description  
The 74LVC821A is a high performance, low power, low voltage Si-gate CMOS device and  
superior to most advanced CMOS compatible TTL families.  
Inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, outputs can  
handle 5 V. This feature allows the use of these devices as translators in a mixed 3.3 V  
and 5 V environment.  
The 74LVC821A is a 10-bit D-type flip-flop featuring separate D-type inputs for each  
flip-flop and 3-state outputs for bus-oriented applications. A clock input (pin CP) and an  
output enable input (pin OE) are common to all flip-flops. The ten flip-flops will store the  
state of their individual D-inputs that meet the set-up and hold times requirements on the  
LOW-to-HIGH CP transition. When pin OE is LOW, the contents of the ten flip-flops is  
available at the outputs.  
When pin OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the  
OE inputs does not affect the state of the flip-flops.  
2. Features  
5 V tolerant inputs and outputs; for interfacing with 5 V logic  
Wide supply voltage range from 1.2 V to 3.6 V  
Inputs accept voltages up to 5.5 V  
CMOS low power consumption  
Direct interface with TTL levels  
Flow-through pin-out architecture  
10-bit positive edge-triggered register  
Independent register and 3-state buffer operation  
Complies with JEDEC standard JESD8-B  
ESD protection:  
HBM EIA/JESD22-A114-B exceeds 2000 V  
MM EIA/JESD22-A115-A exceeds 200 V.  
Specified from 40 °C to +85 °C and 40 °C to +125 °C.  
 
 

与74LVC821AD,118相关器件

型号 品牌 获取价格 描述 数据表
74LVC821ADB NXP

获取价格

10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State
74LVC821ADB-T ETC

获取价格

10-Bit D-Type Flip-Flop
74LVC821AD-T ETC

获取价格

10-Bit D-Type Flip-Flop
74LVC821APW NXP

获取价格

10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State
74LVC821APW-T ETC

获取价格

10-Bit D-Type Flip-Flop
74LVC821D NXP

获取价格

IC LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver
74LVC821DB NXP

获取价格

IC LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver
74LVC821D-T NXP

获取价格

IC LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver
74LVC821PW NXP

获取价格

IC LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver
74LVC821PW-T NXP

获取价格

IC LVC/LCX/Z SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, Bus Driver/Transceiver