5秒后页面跳转
74LVC74D-T PDF预览

74LVC74D-T

更新时间: 2024-11-19 13:04:59
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
16页 104K
描述
IC LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, FF/Latch

74LVC74D-T 技术参数

生命周期:Obsolete包装说明:SOP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.07Is Samacsys:N
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G14
长度:8.65 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP位数:1
功能数量:2端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE传播延迟(tpd):6.5 ns
认证状态:Not Qualified座面最大高度:1.75 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:150 MHz
Base Number Matches:1

74LVC74D-T 数据手册

 浏览型号74LVC74D-T的Datasheet PDF文件第2页浏览型号74LVC74D-T的Datasheet PDF文件第3页浏览型号74LVC74D-T的Datasheet PDF文件第4页浏览型号74LVC74D-T的Datasheet PDF文件第5页浏览型号74LVC74D-T的Datasheet PDF文件第6页浏览型号74LVC74D-T的Datasheet PDF文件第7页 
74LVC74A  
Dual D-type flip-flop with set and reset; positive-edge trigger  
Rev. 06 — 4 June 2007  
Product data sheet  
1. General description  
The 74LVC74A is a dual edge triggered D-type flip-flop with individual data (D) inputs,  
clock (CP) inputs, set (SD) and (RD) inputs, and complementary Q and Q outputs.  
The set and reset are asynchronous active LOW inputs and operate independently of the  
clock input. Information on the data input is transferred to the Q output on the  
LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time  
prior to the LOW-to-HIGH clock transition, for predictable operation.  
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and  
fall times.  
2. Features  
I 5 V tolerant inputs for interlacing with 5 V logic  
I Wide supply voltage range from 1.2 V to 3.6 V  
I CMOS low power consumption  
I Direct interface with TTL levels  
I Complies with JEDEC standard JESD8-B/JESD36  
I ESD protection:  
N HBM JESD22-A114D exceeds 2000 V  
N CDM JESD22-C101C exceeds 1000 V  
I Specified from 40 °C to +85 °C and 40 °C to 125 °C  
3. Ordering information  
Table 1.  
Type number Package  
Temperature range Name  
Ordering information  
Description  
Version  
74LVC74AD  
40 °C to +125 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74LVC74ADB 40 °C to +125 °C  
74LVC74APW 40 °C to +125 °C  
74LVC74ABQ 40 °C to +125 °C  
SSOP14  
TSSOP14  
plastic shrink small outline package; 14 leads;  
body width 5.3 mm  
SOT337-1  
SOT402-1  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
DHVQFN14 plastic dual in-line compatible thermal enhanced very thin SOT762-1  
quad flat package; no leads; 14 terminals;  
body 2.5 × 3 × 0.85 mm  

与74LVC74D-T相关器件

型号 品牌 获取价格 描述 数据表
74LVC74PW NXP

获取价格

IC LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO1
74LVC821A NXP

获取价格

10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State
74LVC821A_1 ETC

获取价格

10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state
74LVC821A_2 ETC

获取价格

10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state
74LVC821A_3 ETC

获取价格

10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state
74LVC821ABQ NXP

获取价格

10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state
74LVC821ABQ,115 NXP

获取价格

74LVC821A - 10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigge
74LVC821ABQ,118 NXP

获取价格

74LVC821A - 10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigge
74LVC821AD NXP

获取价格

10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State
74LVC821AD,118 NXP

获取价格

74LVC821A - 10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigge