生命周期: | Obsolete | 包装说明: | SOP, |
Reach Compliance Code: | unknown | HTS代码: | 8542.39.00.01 |
风险等级: | 5.07 | Is Samacsys: | N |
系列: | LVC/LCX/Z | JESD-30 代码: | R-PDSO-G14 |
长度: | 8.65 mm | 负载电容(CL): | 50 pF |
逻辑集成电路类型: | D FLIP-FLOP | 位数: | 1 |
功能数量: | 2 | 端子数量: | 14 |
最高工作温度: | 85 °C | 最低工作温度: | -40 °C |
输出极性: | COMPLEMENTARY | 封装主体材料: | PLASTIC/EPOXY |
封装代码: | SOP | 封装形状: | RECTANGULAR |
封装形式: | SMALL OUTLINE | 传播延迟(tpd): | 6.5 ns |
认证状态: | Not Qualified | 座面最大高度: | 1.75 mm |
最大供电电压 (Vsup): | 3.6 V | 最小供电电压 (Vsup): | 1.2 V |
标称供电电压 (Vsup): | 3.3 V | 表面贴装: | YES |
技术: | CMOS | 温度等级: | INDUSTRIAL |
端子形式: | GULL WING | 端子节距: | 1.27 mm |
端子位置: | DUAL | 触发器类型: | POSITIVE EDGE |
宽度: | 3.9 mm | 最小 fmax: | 150 MHz |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
74LVC74PW | NXP |
获取价格 |
IC LVC/LCX/Z SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO1 | |
74LVC821A | NXP |
获取价格 |
10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State | |
74LVC821A_1 | ETC |
获取价格 |
10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state | |
74LVC821A_2 | ETC |
获取价格 |
10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state | |
74LVC821A_3 | ETC |
获取价格 |
10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state | |
74LVC821ABQ | NXP |
获取价格 |
10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state | |
74LVC821ABQ,115 | NXP |
获取价格 |
74LVC821A - 10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigge | |
74LVC821ABQ,118 | NXP |
获取价格 |
74LVC821A - 10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigge | |
74LVC821AD | NXP |
获取价格 |
10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State | |
74LVC821AD,118 | NXP |
获取价格 |
74LVC821A - 10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigge |