5秒后页面跳转
74LVC373ADB,112 PDF预览

74LVC373ADB,112

更新时间: 2023-01-15 00:00:00
品牌 Logo 应用领域
恩智浦 - NXP 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
19页 144K
描述
74LVC373A - Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-State SSOP2 20-Pin

74LVC373ADB,112 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:SSOP2包装说明:5.30 MM, PLASTIC, MO-150, SOT-339-1, SSOP-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.31
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:7.2 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装等效代码:SSOP20,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
包装方法:TUBE峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:8.5 ns
传播延迟(tpd):10.5 ns认证状态:Not Qualified
座面最大高度:2 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:5.3 mm

74LVC373ADB,112 数据手册

 浏览型号74LVC373ADB,112的Datasheet PDF文件第2页浏览型号74LVC373ADB,112的Datasheet PDF文件第3页浏览型号74LVC373ADB,112的Datasheet PDF文件第4页浏览型号74LVC373ADB,112的Datasheet PDF文件第5页浏览型号74LVC373ADB,112的Datasheet PDF文件第6页浏览型号74LVC373ADB,112的Datasheet PDF文件第7页 
74LVC373A  
Octal D-type transparent latch with 5 V tolerant  
inputs/outputs; 3-state  
Rev. 3 — 22 November 2012  
Product data sheet  
1. General description  
The 74LVC373A consists of eight D-type transparent latches, featuring separate D-type  
inputs for each latch and 3-state true outputs for bus-oriented applications. A latch enable  
input (pin LE) and an output enable input (pin OE) are common to all internal latches.  
When pin LE is HIGH, data at the D-inputs (pins D0 to D7) enters the latches. In this  
condition, the latches are transparent, that is, a latch output will change each time its  
corresponding D-input changes. When pin LE is LOW, the latches store the information  
that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of  
pin LE.  
When pin OE is LOW, the contents of the eight latches are available at the Q-outputs (pins  
Q0 to Q7). When pin OE is HIGH, the outputs go to the high-impedance OFF-state.  
Operation of input pin OE does not affect the state of the latches.  
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be  
applied to the outputs. These features allow the use of these devices as translators in  
mixed 3.3 V and 5 V applications.  
The 74LVC373A is functionally identical to the 74LVC573A, but has a different pin  
arrangement.  
2. Features and benefits  
5 V tolerant inputs/outputs for interfacing with 5 V logic  
Wide supply voltage range from 1.2 V to 3.6 V  
CMOS low power consumption  
Direct interface with TTL levels  
High-impedance outputs when VCC = 0 V  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from 40 C to +85 C and 40 C to +125 C  

74LVC373ADB,112 替代型号

型号 品牌 替代类型 描述 数据表
74LVC373ADB NXP

完全替代

Octal D-type transparent latch with 5-volt tolerant inputs/outputs 3-State

与74LVC373ADB,112相关器件

型号 品牌 获取价格 描述 数据表
74LVC373ADB,118 NXP

获取价格

74LVC373A - Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-State SSOP2
74LVC373ADB-Q100 NEXPERIA

获取价格

Octal D-type transparent latch with 5 V tolerant
74LVC373ADB-T ETC

获取价格

8-Bit D-Type Latch
74LVC373AD-Q100 NEXPERIA

获取价格

Octal D-type transparent latch with 5 V tolerant
74LVC373AD-Q100J NXP

获取价格

74LVC373A-Q100 - Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state
74LVC373AD-T ETC

获取价格

8-Bit D-Type Latch
74LVC373AM ETC

获取价格

LATCH|SINGLE|8-BIT|LVC-CMOS|SOP|20PIN|PLASTIC
74LVC373AMTR STMICROELECTRONICS

获取价格

OCTAL D-TYPE LATCH HIGH PERFORMANCE
74LVC373APW NXP

获取价格

Octal D-type transparent latch with 5-volt tolerant inputs/outputs 3-State
74LVC373APW NEXPERIA

获取价格

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-stateProduction