Datasheet > 74LVC373APW

74LVC373APW

更新时间： 2024-09-24 11:14:03

品牌	Logo	应用领域
安世 - NEXPERIA		光电二极管逻辑集成电路
页数	文件大小	规格书
15页	269K
描述
Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-stateProduction

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LVC373APW 数据手册

74LVC373A

Octal D-type transparent latch with 5 V tolerant

inputs/outputs; 3-state

Rev. 5 — 27 August 2021

Product data sheet

1. General description

The 74LVC373A is an octal D-type transparent latch with 3-state outputs. The device features latch

enable (LE) and output enable (OE) inputs. When LE is HIGH, data at the inputs enter the latches.

In this condition the latches are transparent, a latch output will change each time its corresponding

D-input changes. When LE is LOW the latches store the information that was present at the inputs

a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on OE causes the outputs to

assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the

latches. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these

devices as translators in mixed 3.3 V and 5 V environments.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using I_OFF. The I_OFFcircuitry

disables the output, preventing the potentially damaging backflow current through the device when

it is powered down.

2. Features and benefits

•

Overvoltage tolerant inputs to 5.5 V

•

Wide supply voltage range from 1.2 V to 3.6 V

CMOS low power consumption

Direct interface with TTL levels

High-impedance outputs when V_CC= 0 V

I_OFFcircuitry provides partial Power-down mode operation

Complies with JEDEC standard:

•

JESD8-7A (1.65 V to 1.95 V)

JESD8-5A (2.3 V to 2.7 V)

JESD8-C/JESD36 (2.7 V to 3.6 V)

•

ESD protection:

•

HBM JESD22-A114F exceeds 2000 V

MM JESD22-A115-B exceeds 200 V

CDM JESD22-C101E exceeds 1000 V

•

Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information

Type number

Package

Temperature range Name

Description

Version

74LVC373AD

-40 °C to +125 °C

SO20

plastic small outline package; 20 leads;

body width 7.5 mm

SOT163-1

74LVC373APW -40 °C to +125 °C

74LVC373ABQ -40 °C to +125 °C

TSSOP20

plastic thin shrink small outline package; 20 leads;

body width 4.4 mm

SOT360-1

SOT764-1

DHVQFN20 plastic dual in-line compatible thermal enhanced

very thin quad flat package; no leads; 20 terminals;

body 2.5 × 4.5 × 0.85 mm

12 3 4 5 6 7...15

中文翻译

下载PDF

与74LVC373APW相关器件

型号	品牌	获取价格	描述	数据表
74LVC373APW,112	NXP	获取价格	74LVC373A - Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-State TSSOP
74LVC373APW-Q100	NXP	获取价格	LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153, SOT360-1, T
74LVC373APW-Q100	NEXPERIA	获取价格	Octal D-type transparent latch with 5 V tolerant
74LVC373APW-Q100J	NXP	获取价格	74LVC373A-Q100 - Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state
74LVC373APW-T	ETC	获取价格	8-Bit D-Type Latch
74LVC373A-Q100	NEXPERIA	获取价格	Octal D-type transparent latch with 5 V tolerant
74LVC373AQ20-13	DIODES	获取价格	Bus Driver, LVC/LCX/Z Series, 1-Func, 8-Bit, True Output, CMOS, 2.50 X 4.50 MM, 0.95 MM HE
74LVC373ATTR	STMICROELECTRONICS	获取价格	OCTAL D-TYPE LATCH HIGH PERFORMANCE
74LVC373DB-T	NXP	获取价格	IC LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, Bus Driver/Transceiver
74LVC374A	STMICROELECTRONICS	获取价格	OCTAL D-TYPE FLIP-FLOP HIGH PERFORMANCE

与74LVC373APW相关文章

SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

4
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

6
摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

78
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

68

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVC373APW

74LVC373APW 数据手册

与74LVC373APW相关器件

与74LVC373APW相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVC373APW

74LVC373APW 数据手册

与74LVC373APW相关器件

与74LVC373APW相关文章

您还可以找

您在本页遇到什么问题？