5秒后页面跳转
74LVC1G99DP PDF预览

74LVC1G99DP

更新时间: 2023-09-03 20:29:19
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
25页 329K
描述
Ultra-configurable multiple function gate; 3-stateProduction

74LVC1G99DP 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.43
Is Samacsys:N系列:LVC/LCX/Z
JESD-30 代码:S-PDSO-G8JESD-609代码:e4
长度:3 mm逻辑集成电路类型:MAJORITY LOGIC GATE
湿度敏感等级:1功能数量:1
输入次数:4端子数量:8
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:SQUARE
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):38.5 ns认证状态:Not Qualified
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):2.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3 mmBase Number Matches:1

74LVC1G99DP 数据手册

 浏览型号74LVC1G99DP的Datasheet PDF文件第2页浏览型号74LVC1G99DP的Datasheet PDF文件第3页浏览型号74LVC1G99DP的Datasheet PDF文件第4页浏览型号74LVC1G99DP的Datasheet PDF文件第5页浏览型号74LVC1G99DP的Datasheet PDF文件第6页浏览型号74LVC1G99DP的Datasheet PDF文件第7页 
74LVC1G99  
Ultra-configurable multiple function gate; 3-state  
Rev. 11 — 25 July 2019  
Product data sheet  
1. General description  
The 74LVC1G99 provides a low voltage, ultra-configurable, multiple function gate with 3-state  
output. The device can be configured as one of several logic functions including, AND, OR,  
NAND, NOR, XOR, XNOR, inverter, buffer and MUX. No external components are required to  
configure the device as all inputs can be connected directly to VCC or GND. The 3-state output is  
controlled by the output enable input (OE). A HIGH level at OE causes the output (Y) to assume a  
high-impedance OFF-state. When OE is LOW, the output state is determined by the signals applied  
to the Schmitt trigger inputs (A, B, C and D).  
Due to the use of Schmitt trigger inputs the device is tolerant of slowly changing input signals,  
transforming them into sharply defined, jitter free output signals. By eliminating leakage current  
paths to VCC and GND, the inputs and disabled output are also over-voltage tolerant, making the  
device suitable for mixed-voltage applications.  
This device is fully specified for partial power-down applications using IOFF. The IOFF circuitry  
disables the output, preventing the damaging backflow current through the device when it is  
powered down.  
The 74LVC1G99 is fully specified over the supply range from 1.65 V to 5.5 V.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant inputs for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
±24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C.  
 
 

与74LVC1G99DP相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G99DP,125 NXP

获取价格

74LVC1G99 - Ultra-configurable multiple function gate; 3-state TSSOP 8-Pin
74LVC1G99GD NXP

获取价格

Ultra-configurable multiple function gate; 3-state
74LVC1G99GF NXP

获取价格

Ultra-configurable multiple function gate; 3-state
74LVC1G99GM NXP

获取价格

Ultra-configurable multiple function gate; 3-state
74LVC1G99GM,125 NXP

获取价格

74LVC1G99 - Ultra-configurable multiple function gate; 3-state QFN 8-Pin
74LVC1G99GN NEXPERIA

获取价格

Ultra-configurable multiple function gate; 3-stateProduction
74LVC1G99GS NXP

获取价格

LVC/LCX/Z SERIES, 4-INPUT MAJORITY LOGIC GATE, PDSO8, 1.35 X 1 MM, 0.35 MM HEIGHT, SOT-120
74LVC1G99GS NEXPERIA

获取价格

Ultra-configurable multiple function gate; 3-stateProduction
74LVC1G99GT NXP

获取价格

Ultra-configurable multiple function gate; 3-state
74LVC1G99GT NEXPERIA

获取价格

Ultra-configurable multiple function gate; 3-stateProduction