5秒后页面跳转
74LVC11PW-Q100 PDF预览

74LVC11PW-Q100

更新时间: 2024-11-19 11:11:47
品牌 Logo 应用领域
安世 - NEXPERIA 逻辑集成电路
页数 文件大小 规格书
12页 216K
描述
Triple 3-input AND gateProduction

74LVC11PW-Q100 技术参数

是否Rohs认证: 符合生命周期:Active
Reach Compliance Code:compliant风险等级:5.63
JESD-609代码:e4逻辑集成电路类型:AND GATE
湿度敏感等级:1峰值回流温度(摄氏度):260
端子面层:Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)处于峰值回流温度下的最长时间:30
Base Number Matches:1

74LVC11PW-Q100 数据手册

 浏览型号74LVC11PW-Q100的Datasheet PDF文件第2页浏览型号74LVC11PW-Q100的Datasheet PDF文件第3页浏览型号74LVC11PW-Q100的Datasheet PDF文件第4页浏览型号74LVC11PW-Q100的Datasheet PDF文件第5页浏览型号74LVC11PW-Q100的Datasheet PDF文件第6页浏览型号74LVC11PW-Q100的Datasheet PDF文件第7页 
74LVC11-Q100  
Triple 3-input AND gate  
Rev. 2 — 13 January 2020  
Product data sheet  
1. General description  
The 74LVC11-Q100 provides three 3-input AND functions.  
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100  
(Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
Wide supply voltage range from 1.2 V to 3.6 V  
Inputs accept voltages up to 5.5 V  
CMOS low power consumption  
Direct interface with TTL levels  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVC11D-Q100  
-40 °C to +125 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74LVC11PW-Q100 -40 °C to +125 °C  
74LVC11BQ-Q100 -40 °C to +125 °C  
TSSOP14  
plastic thin shrink small outline package;  
14 leads; body width 4.4 mm  
SOT402-1  
SOT762-1  
DHVQFN14 plastic dual in-line compatible thermal  
enhanced very thin quad flat package; no leads;  
14 terminals; body 2.5 × 3 × 0.85 mm  
 
 
 

与74LVC11PW-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC11PW-T NXP

获取价格

IC LVC/LCX/Z SERIES, TRIPLE 3-INPUT AND GATE, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT-402-1,
74LVC125 NXP

获取价格

Quad buffer/line driver; 3-State
74LVC125A DIODES

获取价格

QUADRUPLE 3-STATE BUFFERS
74LVC125A NXP

获取价格

Quad buffer/line driver with 5-volt tolerant inputs/outputs 3-State
74LVC125A STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) HIGH PERFORMANCE
74LVC125A ONSEMI

获取价格

Low-Voltage CMOS Quad 2-Input XOR Gate
74LVC125A_04 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) HIGH PERFORMANCE
74LVC125ABQ NXP

获取价格

Quad buffer/line driver with 5 V tolerant input/outputs; 3-state
74LVC125ABQ NEXPERIA

获取价格

Quad buffer/line driver with 5 V tolerant input/outputs; 3-stateProduction
74LVC125ABQ-Q100 NEXPERIA

获取价格

Quad buffer/line driver with 5 V tolerant input/outputs; 3-state