5秒后页面跳转
74LVC125ADTR2G PDF预览

74LVC125ADTR2G

更新时间: 2024-11-22 01:10:11
品牌 Logo 应用领域
安森美 - ONSEMI 驱动光电二极管逻辑集成电路石英晶振
页数 文件大小 规格书
9页 101K
描述
Low-Voltage CMOS Quad 2-Input XOR Gate

74LVC125ADTR2G 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:TSSOP,
Reach Compliance Code:compliant风险等级:5.54
系列:LVC/LCX/ZJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:5 mm
逻辑集成电路类型:BUS DRIVER湿度敏感等级:1
位数:1功能数量:4
端口数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260传播延迟(tpd):12.8 ns
座面最大高度:1.2 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

74LVC125ADTR2G 数据手册

 浏览型号74LVC125ADTR2G的Datasheet PDF文件第2页浏览型号74LVC125ADTR2G的Datasheet PDF文件第3页浏览型号74LVC125ADTR2G的Datasheet PDF文件第4页浏览型号74LVC125ADTR2G的Datasheet PDF文件第5页浏览型号74LVC125ADTR2G的Datasheet PDF文件第6页浏览型号74LVC125ADTR2G的Datasheet PDF文件第7页 
74LVC125A  
Low-Voltage CMOS  
Quad Buffer  
With 5 V−Tolerant Inputs and Outputs  
(3−State, Non−Inverting)  
www.onsemi.com  
The 74LVC125A is a high performance, non−inverting quad buffer  
operating from a 1.2 to 3.6 V supply. High impedance TTL compatible  
inputs significantly reduce current loading to input drivers while TTL  
MARKING  
DIAGRAMS  
compatible outputs offer improved switching noise performance. A V  
I
specification of 5.5 V allows 74LVC125A inputs to be safely driven  
from 5.0 V devices. The 74LVC125A is suitable for memory address  
driving and all TTL level bus oriented transceiver applications.  
Current drive capability is 24 mA at the outputs. The Output Enable  
(OEn) inputs, when HIGH, disable the outputs by placing them in a  
HIGH Z condition.  
14  
SOIC−14  
D SUFFIX  
CASE 751A  
LVC125AG  
AWLYWW  
14  
1
1
Features  
Designed for 1.2 to 3.6 V V Operation  
14  
CC  
LVC  
125A  
ALYWG  
G
5.0 V Tolerant − Interface Capability With 5.0 V TTL Logic  
Supports Live Insertion and Withdrawal  
TSSOP−14  
DT SUFFIX  
CASE 948G  
14  
1
1
I  
Specification Guarantees High Impedance When V = 0 V  
CC  
OFF  
24 mA Output Sink and Source Capability  
Near Zero Static Supply Current in all Three Logic States (10 mA)  
Substantially Reduces System Power Requirements  
A
L, WL  
Y, YY  
= Assembly Location  
= Wafer Lot  
= Year  
W, WW = Work Week  
ESD Performance:  
Human Body Model >2000 V  
Machine Model >200 V  
G or G  
= Pb−Free Package  
These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS  
(Note: Microdot may be in either location)  
Compliant  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 7 of this data sheet.  
© Semiconductor Components Industries, LLC, 2015  
1
Publication Order Number:  
October, 2015 − Rev. 0  
74LVC125A/D  

与74LVC125ADTR2G相关器件

型号 品牌 获取价格 描述 数据表
74LVC125AM STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) HIGH PERFORMANCE
74LVC125AMTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) HIGH PERFORMANCE
74LVC125APW NXP

获取价格

Quad buffer/line driver with 5-volt tolerant inputs/outputs 3-State
74LVC125APW NEXPERIA

获取价格

Quad buffer/line driver with 5 V tolerant input/outputs; 3-stateProduction
74LVC125APW-Q100 NXP

获取价格

LVC/LCX/Z SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402
74LVC125APW-Q100 NEXPERIA

获取价格

Quad buffer/line driver with 5 V tolerant input/outputs; 3-state
74LVC125APW-Q100J NXP

获取价格

74LVC125A-Q100 - Quad buffer/line driver with 5 V tolerant input/outputs; 3-state TSSOP 14
74LVC125APW-T ETC

获取价格

4-Bit Buffer/Driver
74LVC125A-Q100 NEXPERIA

获取价格

Quad buffer/line driver with 5 V tolerant input/outputs; 3-state
74LVC125AS14 DIODES

获取价格

QUADRUPLE 3-STATE BUFFERS