5秒后页面跳转
74LVC10APW PDF预览

74LVC10APW

更新时间: 2024-11-21 11:12:39
品牌 Logo 应用领域
安世 - NEXPERIA 光电二极管逻辑集成电路
页数 文件大小 规格书
12页 228K
描述
Triple 3-input NAND gateProduction

74LVC10APW 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.65
Is Samacsys:N系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G14长度:5 mm
逻辑集成电路类型:NAND GATE湿度敏感等级:1
功能数量:3输入次数:3
端子数量:14最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):12.9 ns座面最大高度:1.1 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.2 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NOT SPECIFIED端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

74LVC10APW 数据手册

 浏览型号74LVC10APW的Datasheet PDF文件第2页浏览型号74LVC10APW的Datasheet PDF文件第3页浏览型号74LVC10APW的Datasheet PDF文件第4页浏览型号74LVC10APW的Datasheet PDF文件第5页浏览型号74LVC10APW的Datasheet PDF文件第6页浏览型号74LVC10APW的Datasheet PDF文件第7页 
74LVC10A  
Triple 3-input NAND gate  
Rev. 6 — 15 April 2021  
Product data sheet  
1. General description  
The 74LVC10A provides three 3-input NAND functions.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices  
as translators in mixed 3.3 V and 5 V applications.  
2. Features and benefits  
Wide supply voltage range from 1.2 V to 3.6 V  
Inputs accept voltages up to 5.5 V  
CMOS low power consumption  
Direct interface with TTL levels  
Latch-up performance exceeds 250 mA  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from -40 °C to +85 °C and -40 °C to +125 °C  
3. Ordering information  
Table 1. Ordering information  
Type number  
Package  
Temperature range Name  
Description  
Version  
74LVC10AD  
-40 °C to +125 °C  
SO14  
plastic small outline package; 14 leads;  
body width 3.9 mm  
SOT108-1  
74LVC10APW -40 °C to +125 °C  
74LVC10ABQ -40 °C to +125 °C  
TSSOP14  
plastic thin shrink small outline package; 14 leads;  
body width 4.4 mm  
SOT402-1  
SOT762-1  
DHVQFN14 plastic dual in-line compatible thermal enhanced  
very thin quad flat package; no leads; 14 terminals;  
body 2.5 × 3 × 0.85 mm  
 
 
 

与74LVC10APW相关器件

型号 品牌 获取价格 描述 数据表
74LVC10APW,112 NXP

获取价格

74LVC10A - Triple 3-input NAND gate TSSOP 14-Pin
74LVC10APW,118 NXP

获取价格

74LVC10A - Triple 3-input NAND gate TSSOP 14-Pin
74LVC10APWDH NXP

获取价格

Triple 3-input NAND gate
74LVC10APWDH-T NXP

获取价格

暂无描述
74LVC10APW-Q100 NEXPERIA

获取价格

Triple 3-input NAND gateProduction
74LVC10APW-T NXP

获取价格

IC LVC/LCX/Z SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, 4.40 MM, PLASTIC, MO-153, SOT402-1,
74LVC10D NXP

获取价格

Triple 3-input NAND gate
74LVC10DB NXP

获取价格

Triple 3-input NAND gate
74LVC10DB PHILIPS

获取价格

NAND Gate, CMOS, PDSO14,
74LVC10DB-T NXP

获取价格

IC LVC/LCX/Z SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14, Gate