Datasheet > 74LS645

74LS645

更新时间： 2024-09-16 22:53:19

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		总线收发器
页数	文件大小	规格书
5页	55K
描述
Octal Bus Transceiver

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LS645 数据手册

August 1986

Revised March 2000

DM74LS645

Octal Bus Transceiver

General Description

Features

These octal bus transceivers are designed for asynchro-

nous two-way communication between data buses. The

devices transmit data from the A bus to the B bus or from

the B bus to the A bus depending upon the level at the

direction control (DIR) input. The enable input (G) can be

used to disable the device so that the buses are effectively

isolated.

■ Bi-directional bus transceivers in high-density 20-pin

packages

■ Hysteresis at bus inputs improves noise margins

■ 3-STATE outputs

Ordering Code:

Order Number Package Number

Package Description

DM74LS645WM

DM74LS645N

M20B

N20A

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagram

Function Table

Control

Inputs

DM74LS645

DIR

B data to A bus

A data to B bus

Isolation

H = HIGH Level

L = LOW Level

X = Irrelevant

DS009056

www.fairchildsemi.com

12 3 4 5

中文翻译

下载PDF

与74LS645相关器件

型号	品牌	获取价格	描述	数据表
74LS646	TI	获取价格	OCTAL BUS TRANSCEIVERS AND REGISTERS
74LS670	FAIRCHILD	获取价格	3-STATE 4-by-4 Register File
74LS670	HITACHI	获取价格	4-by-4 Register File(with three-state outputs)
74LS670	TI	获取价格	4-BY-4 REGISTER FILES WITH 3-STATE OUTPUTS
74LS670	MOTOROLA	获取价格	4 x 4 REGISTER FILE WITH 3-STATE OUTPUTS
74LS670	ONSEMI	获取价格	LOW POWER SCHOTTKY
74LS670DC	ROCHESTER	获取价格	Standard SRAM
74LS670DCQM	ROCHESTER	获取价格	Standard SRAM
74LS670DCQM	FAIRCHILD	获取价格	Standard SRAM,
74LS670DCQR	FAIRCHILD	获取价格	Standard SRAM,