Datasheet > 存储 > SRAM> 74LS670DCQM

74LS670DCQM

更新时间： 2024-11-09 13:00:39

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		/
页数	文件大小	规格书
6页	69K
描述
Standard SRAM,

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74LS670DCQM 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	包装说明：	,
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
风险等级：	5.88	Is Samacsys：	N
Base Number Matches：	1

74LS670DCQM 数据手册

August 1986

Revised March 2000

DM74LS670

3-STATE 4-by-4 Register File

nates recovery times, permits simultaneous reading and

writing, and is limited in speed only by the write time (27 ns

typical) and the read time (24 ns typical). The register file

has a non-volatile readout in that data is not lost when

addressed.

General Description

These register files are organized as 4 words of 4 bits

each, and separate on-chip decoding is provided for

addressing the four word locations to either write-in or

retrieve data. This permits writing into one location, and

reading from another word location, simultaneously.

All inputs (except read enable and write enable) are buff-

ered to lower the drive requirements to one normal Series

DM74LS load, and input clamping diodes minimize switch-

ing transients to simplify system design. High speed, dou-

ble ended AND-OR-INVERT gates are employed for the

read-address function and have high sink current, 3-STATE

outputs. Up to 128 of these outputs may be wire-AND con-

nected for increasing the capacity up to 512 words. Any

number of these registers may be paralleled to provide n-

bit word length.

Four data inputs are available to supply the word to be

stored. Location of the word is determined by the write

select inputs A and B, in conjunction with a write-enable

signal. Data applied at the inputs should be in its true form.

That is, if a high level signal is desired from the output, a

high level is applied at the data input for that particular bit

location. The latch inputs are arranged so that new data

will be accepted only if both internal address gate inputs

are HIGH. When this condition exists, data at the D input is

transferred to the latch output. When the write-enable

input, G_W, is HIGH, the data inputs are inhibited and their

Features

■ For use as:

levels can cause no change in the information stored in the

internal latches. When the read-enable input, G_R, is HIGH,

Scratch pad memory

the data outputs are inhibited and go into the high imped-

ance state.

Buffer storage between processors

Bit storage in fast multiplication designs

The individual address lines permit direct acquisition of

data stored in any four of the latches. Four individual

decoding gates are used to complete the address for read-

ing a word. When the read address is made in conjunction

with the read-enable signal, the word appears at the four

outputs.

■ Separate read/write addressing permits simultaneous

reading and writing

■ Organized as 4 words of 4 bits

■ Expandable to 512 words of n-bits

■ 3-STATE versions of DM74LS170

■ Fast access times 20 ns typ

This arrangement—data entry addressing separate from

data read addressing and individual sense line — elimi-

Ordering Code:

Order Number Package Number

Package Description

DM74LS670M

DM74LS670N

M16A

N16E

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

DS006436

www.fairchildsemi.com

12 3 4 5 6

中文翻译

下载PDF

与74LS670DCQM相关器件

型号	品牌	获取价格	描述	数据表
74LS670DCQR	FAIRCHILD	获取价格	Standard SRAM,
74LS670DCQR	ROCHESTER	获取价格	Standard SRAM
74LS670FC	ROCHESTER	获取价格	Standard SRAM
74LS670FCQM	ROCHESTER	获取价格	Standard SRAM
74LS670FCQM	FAIRCHILD	获取价格	Standard SRAM,
74LS670NA+1	RAYTHEON	获取价格	Memory IC, TTL, PDIP16,
74LS670NA+2	RAYTHEON	获取价格	Memory IC, TTL, PDIP16,
74LS670PC	ETC	获取价格	Register File
74LS670PCQM	ROCHESTER	获取价格	Standard SRAM
74LS670PCQR	ROCHESTER	获取价格	Standard SRAM

与74LS670DCQM相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

48
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

74LS670DCQM

74LS670DCQM 技术参数

74LS670DCQM 数据手册

与74LS670DCQM相关器件

与74LS670DCQM相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LS670DCQM

74LS670DCQM 技术参数

74LS670DCQM 数据手册

与74LS670DCQM相关器件

与74LS670DCQM相关文章

您还可以找

您在本页遇到什么问题？