5秒后页面跳转
74LS193PCQR PDF预览

74LS193PCQR

更新时间: 2024-11-20 13:04:59
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 计数器时钟
页数 文件大小 规格书
7页 77K
描述
Binary Counter, Synchronous, Bidirectional, TTL, PDIP16,

74LS193PCQR 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:ObsoleteReach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.32
Is Samacsys:N计数方向:BIDIRECTIONAL
JESD-30 代码:R-PDIP-T16JESD-609代码:e0
负载/预设输入:YES逻辑集成电路类型:BINARY COUNTER
工作模式:SYNCHRONOUS功能数量:1
端子数量:16最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
子类别:Counters标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
Base Number Matches:1

74LS193PCQR 数据手册

 浏览型号74LS193PCQR的Datasheet PDF文件第2页浏览型号74LS193PCQR的Datasheet PDF文件第3页浏览型号74LS193PCQR的Datasheet PDF文件第4页浏览型号74LS193PCQR的Datasheet PDF文件第5页浏览型号74LS193PCQR的Datasheet PDF文件第6页浏览型号74LS193PCQR的Datasheet PDF文件第7页 
September 1986  
Revised March 2000  
DM74LS193  
Synchronous 4-Bit Binary Counter with Dual Clock  
of the count and load inputs. The clear, count, and load  
inputs are buffered to lower the drive requirements of clock  
drivers, etc., required for long words.  
General Description  
The DM74LS193 circuit is a synchronous up/down 4-bit  
binary counter. Synchronous operation is provided by hav-  
These counters were designed to be cascaded without the  
ing all flip-flops clocked simultaneously, so that the outputs  
need for external circuitry. Both borrow and carry outputs  
change together when so instructed by the steering logic.  
are available to cascade both the up and down counting  
This mode of operation eliminates the output counting  
functions. The borrow output produces a pulse equal in  
spikes normally associated with asynchronous (ripple-  
width to the count down input when the counter underflows.  
clock) counters.  
Similarly, the carry output produces a pulse equal in width  
The outputs of the four master-slave flip-flops are triggered  
to the count down input when an overflow condition exists.  
by a LOW-to-HIGH level transition of either count (clock)  
The counters can then be easily cascaded by feeding the  
input. The direction of counting is determined by which  
borrow and carry outputs to the count down and count up  
count input is pulsed while the other count input is held  
inputs respectively of the succeeding counter.  
HIGH.  
The counter is fully programmable; that is, each output may  
Features  
be preset to either level by entering the desired data at the  
Fully independent clear input  
inputs while the load input is LOW. The output will change  
independently of the count pulses. This feature allows the  
counters to be used as modulo-N dividers by simply modi-  
fying the count length with the preset inputs.  
Synchronous operation  
Cascading circuitry provided internally  
Individual preset each flip-flop  
A clear input has been provided which, when taken to a  
high level, forces all outputs to the low level; independent  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS193M  
M16A  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow Body  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide  
DM74LS193N  
N16E  
Connection Diagram  
© 2000 Fairchild Semiconductor Corporation  
DS006406  
www.fairchildsemi.com  

与74LS193PCQR相关器件

型号 品牌 获取价格 描述 数据表
74LS193SC ETC

获取价格

Synchronous Up/Down Counter
74LS194 FAIRCHILD

获取价格

4-Bit Bidirectional Universal Shift Register
74LS194 ONSEMI

获取价格

LOW POWER SCHOTTKY
74LS194A NSC

获取价格

4-Bit Bidirectional Universal Shift Register
74LS194ADCQM ROCHESTER

获取价格

Parallel In Parallel Out
74LS194AFC FAIRCHILD

获取价格

Shift Register, 4-Bit, TTL, CDFP16,
74LS194AFCQM FAIRCHILD

获取价格

Shift Register, 4-Bit, TTL, CDFP16,
74LS194AFCQR ROCHESTER

获取价格

Parallel In Parallel Out
74LS195 ONSEMI

获取价格

LOW POWER SCHOTTKY
74LS195 HITACHI

获取价格

4-bit Parallel-Access Shift Registers