5秒后页面跳转
74LS194 PDF预览

74LS194

更新时间: 2024-11-17 22:53:15
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 移位寄存器
页数 文件大小 规格书
6页 71K
描述
4-Bit Bidirectional Universal Shift Register

74LS194 数据手册

 浏览型号74LS194的Datasheet PDF文件第2页浏览型号74LS194的Datasheet PDF文件第3页浏览型号74LS194的Datasheet PDF文件第4页浏览型号74LS194的Datasheet PDF文件第5页浏览型号74LS194的Datasheet PDF文件第6页 
August 1986  
Revised March 2000  
DM74LS194A  
4-Bit Bidirectional Universal Shift Register  
General Description  
Features  
This bidirectional shift register is designed to incorporate  
virtually all of the features a system designer may want in a  
shift register; they feature parallel inputs, parallel outputs,  
right-shift and left-shift serial inputs, operating-mode-con-  
trol inputs, and a direct overriding clear line. The register  
has four distinct modes of operation, namely:  
Parallel inputs and outputs  
Four operating modes:  
Synchronous parallel load  
Right shift  
Left shift  
Do nothing  
Parallel (broadside) load  
Positive edge-triggered clocking  
Direct overriding clear  
Shift right (in the direction QA toward QD)  
Shift left (in the direction QD toward QA)  
Inhibit clock (do nothing)  
Synchronous parallel loading is accomplished by applying  
the four bits of data and taking both mode control inputs,  
S0 and S1, HIGH. The data is loaded into the associated  
flip-flops and appear at the outputs after the positive transi-  
tion of the clock input. During loading, serial data flow is  
inhibited.  
Shift right is accomplished synchronously with the rising  
edge of the clock pulse when S0 is HIGH and S1 is LOW.  
Serial data for this mode is entered at the shift-right data  
input. When S0 is LOW and S1 is HIGH, data shifts left  
synchronously and new data is entered at the shift-left  
serial input.  
Clocking of the flip-flop is inhibited when both mode control  
inputs are LOW.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS194AM  
DM74LS194AN  
M16A  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
© 2000 Fairchild Semiconductor Corporation  
DS006407  
www.fairchildsemi.com  

与74LS194相关器件

型号 品牌 获取价格 描述 数据表
74LS194A NSC

获取价格

4-Bit Bidirectional Universal Shift Register
74LS194ADCQM ROCHESTER

获取价格

Parallel In Parallel Out
74LS194AFC FAIRCHILD

获取价格

Shift Register, 4-Bit, TTL, CDFP16,
74LS194AFCQM FAIRCHILD

获取价格

Shift Register, 4-Bit, TTL, CDFP16,
74LS194AFCQR ROCHESTER

获取价格

Parallel In Parallel Out
74LS195 ONSEMI

获取价格

LOW POWER SCHOTTKY
74LS195 HITACHI

获取价格

4-bit Parallel-Access Shift Registers
74LS195 TI

获取价格

4-BIT PARALLEL-ACCESS SHIFT REGISTERS
74LS195 MOTOROLA

获取价格

UNIVERSAL 4-BIT SHIFT REGISTER
74LS195A NSC

获取价格

UNIVERSAL 4-BIT SHIFT REGISTER