74LCX16841CW

更新时间： 2024-11-29 13:04:59

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		锁存器
页数	文件大小	规格书
8页	93K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LCX16841CW 数据手册

October 1995

Revised April 2001

74LCX16841

Low Voltage 20-Bit Transparent Latch

with 5V Tolerant Inputs and Outputs

General Description

Features

■ 5V tolerant inputs and outputs

The LCX16841 contains twenty non-inverting latches with

3-STATE outputs and is intended for bus oriented applica-

tions. The device is byte controlled. The flip-flops appear

transparent to the data when the Latch Enable (LE) is

HIGH. When LE is LOW, the data that meets the setup time

is latched. Data appears on the bus when the Output

Enable (OE) is LOW. When OE is HIGH, the outputs are in

a high impedance state.

■ 2.3V–3.6V V_CCspecifications provided

■ 5.5 ns t_PDmax (V_CC= 3.3V), 20 µA I_CCmax

■ Power down high impedance inputs and outputs

■ Supports live insertion/withdrawal (Note 1)

■ ±24 mA output drive (V_CC= 3.0V)

■ Implements patented noise/EMI reduction circuitry

■ Latch-up performance exceeds 500 mA

■ ESD performance:

The LCX16841 is designed for low voltage (2.5V or 3.3V)

V_CCapplications with capability of interfacing to a 5V signal

environment.

Human body model > 2000V

The LCX16841 is fabricated with an advanced CMOS tech-

nology to achieve high speed operation while maintaining

CMOS low power dissipation.

Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down, OE

should be tied to V_CCthrough a pull-up resistor: the minimum value or the

resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number Package Number

Package Description

74LCX16841MEA

74LCX16841MTD

MS56A

MTD56

56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.

Logic Symbol

Pin Descriptions

Pin Names

OE_n

Description

Output Enable Input (Active LOW)

LE_n

Latch Enable Input

Inputs

D₀–D₁₉

O₀–O₁₉

Outputs

DS012578

www.fairchildsemi.com

12 3 4 5 6 7 8

中文翻译

下载PDF

与74LCX16841CW相关器件

型号	品牌	获取价格	描述	数据表
74LCX16841MEA	FAIRCHILD	获取价格	Low Voltage 20-Bit Transparent Latch with 5V Tolerant Inputs and Outputs
74LCX16841MEAX	FAIRCHILD	获取价格	10-Bit D-Type Latch
74LCX16841MTD	FAIRCHILD	获取价格	Low Voltage 20-Bit Transparent Latch with 5V Tolerant Inputs and Outputs
74LCX16841MTDX	FAIRCHILD	获取价格	10-Bit D-Type Latch
74LCX2244	FAIRCHILD	获取价格	Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Outputs with 26W Series Resisto
74LCX2244BQ	FAIRCHILD	获取价格	Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Outputs with 26ohm Series Resis
74LCX2244BQX	FAIRCHILD	获取价格	Bus Driver, 2-Func, 4-Bit, True Output, CMOS, PQCC20
74LCX2244MSA	FAIRCHILD	获取价格	Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Outputs with 26W Series Resisto
74LCX2244MSAX	ETC	获取价格	Dual 4-Bit Non-Inverting Buffer/Driver
74LCX2244MTC	FAIRCHILD	获取价格	Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Outputs with 26W Series Resisto

与74LCX16841CW相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

49
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

39
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

67
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

63

产品中心

服务支持

精选活动

关于我们

帮助中心

74LCX16841CW

74LCX16841CW 数据手册

与74LCX16841CW相关器件

与74LCX16841CW相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LCX16841CW

74LCX16841CW 数据手册

与74LCX16841CW相关器件

与74LCX16841CW相关文章

您还可以找

您在本页遇到什么问题？