74LCX240

更新时间： 2024-09-25 22:45:59

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		驱动器
页数	文件大小	规格书
10页	118K
描述
Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LCX240 数据手册

February 1994

Revised March 2005

74LCX240

Low Voltage Octal Buffer/Line Driver with

5V Tolerant Inputs and Outputs

General Description

Features

■ 5V tolerant inputs and outputs

The LCX240 is an inverting octal buffer and line driver

designed to be employed as a memory address driver,

clock driver and bus oriented transmitter or receiver. The

device is designed for low voltage (2.5V or 3.3V) V_CCappli-

■ 2.3V–3.6V V_CCspecifications provided

■ 6.5 ns t_PDmax (V_CC3.3V), 10 A I_CCmax

■ Power-down high impedance inputs and outputs

■ Supports live insertion/withdrawal (Note 1)

cations with capability of interfacing to a 5V signal environ-

ment.

The LCX240 is fabricated with an advanced CMOS tech-

nology to achieve high speed operation while maintaining

CMOS low power dissipation.

■

24 mA output drive (V_CC3.0V)

■ Implements patented noise/EMI reduction circuitry

■ Latch-up performance exceeds 500 mA

■ ESD performance:

Human body model 2000V

Machine model 200V

Note 1: To ensure the high-impedance state during power up or down, OE

should be tied to V

through a pull-up resistor: the minimum value or the

resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Package

Order Number

Package Description

Number

74LCX240WM

74LCX240SJ

M20B

M20D

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

74LCX240MSA

74LCX240MTC

MSA20

MTC20

74LCX240MTCX_NL

(Note 2)

Pb-Free 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm

Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Pb-Free package per JEDEC J-STD-020B.

Note 2: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

Logic Diagram

Connection Diagram

DS011993

www.fairchildsemi.com

12 3 4 5 6 7...10

中文翻译

下载PDF

与74LCX240相关器件

型号	品牌	获取价格	描述	数据表
74LCX240_04	STMICROELECTRONICS	获取价格	LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE INV.) WITH 5V TOLERANT INPUTS AND OUTPUTS
74LCX240_08	FAIRCHILD	获取价格	Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
74LCX240FT	TOSHIBA	获取价格	74LCX Series Octal Bus Buffer (3-State, Inverted)
74LCX240M	STMICROELECTRONICS	获取价格	LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE INV) WITH 5V TOLERANT INPUTS AND OUTPUTS
74LCX240MSA	FAIRCHILD	获取价格	Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
74LCX240MSA	NSC	获取价格	Low-Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
74LCX240MSA_08	FAIRCHILD	获取价格	Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
74LCX240MSAX	NSC	获取价格	Low-Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
74LCX240MSAX	FAIRCHILD	获取价格	Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs
74LCX240MSAX_NL	FAIRCHILD	获取价格	Bus Driver, LVC/LCX/Z Series, 2-Func, 4-Bit, Inverted Output, CMOS, PDSO20, 5.30 MM, EIAJ

与74LCX240相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

9
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

8
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

12
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

19

产品中心

服务支持

精选活动

关于我们

帮助中心

74LCX240

74LCX240 数据手册

与74LCX240相关器件

与74LCX240相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LCX240

74LCX240 数据手册

与74LCX240相关器件

与74LCX240相关文章

您还可以找

您在本页遇到什么问题？